Design and implementation of punctured viterbi decoder with full decoding capability for DAB system

被引：0
|
作者：
Wu, Chien-Ming [1 ]
Shieh, Ming-Der [2 ]
Hu, Min-Hsiung [3 ]
Lee, Ming-Chung [3 ]
机构：
[1] Grad. Sch. of Eng. Sci. and Technol., Natl. Yunlin Univ. of Sci. Technol., Touliu, Taiwan
[2] Department of Electrical Engineering, National Cheng-Kung University, Tainan, Taiwan
[3] Dept. of Electronic Engineering, Natl. Yunlin Univ. of Sci. Technol., Touliu, Taiwan
来源：
| 2003年 / Chinese Institute of Electrical Engineering卷 / 10期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Decoding
引用
收藏
相关论文
共 50 条
  • [1] Design and implementation of Viterbi decoder with FPGAs
    Kivioja, M
    Isoaho, J
    Vänskä, L
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1999, 21 (01): : 5 - 14
  • [2] Design and Implementation of Viterbi Decoder with FPGAs
    M. Kivioja
    J. Isoaho
    L. Vänskä
    Journal of VLSI signal processing systems for signal, image and video technology, 1999, 21 : 5 - 14
  • [3] Design and implementation of a DAB channel decoder
    Shieh, MD
    Wu, CM
    Chou, HH
    Chen, MH
    Liu, CL
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1999, 45 (03) : 553 - 562
  • [4] Implementation of viterbi decoder for WCDMA system
    Azim, Choudhry Fahad
    Ghazanfar Monir, S. M.
    Proceedings of the INMIC 2005: 9th International Multitopic Conference - Proceedings, 2005, : 365 - 367
  • [5] Design and implementation of a Viterbi decoder using FPGAs
    Pandita, B
    Roy, SK
    TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 611 - 614
  • [6] Design and Implementation of Viterbi Decoder Using VHDL
    Thakur, Akash
    Chattopadhyay, Manju K.
    3RD INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS (ICCS-2017), 2018, 331
  • [7] VLSI implementation of a high-speed and low-power punctured Viterbi decoder
    Li, Q
    You, YX
    Wang, JX
    Ye, YZ
    2002 IEEE REGION 10 CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND POWER ENGINEERING, VOLS I-III, PROCEEDINGS, 2002, : 1205 - 1208
  • [8] FPGA Implementation of Viterbi Decoder for Satellite System
    Pavlenko, M. P.
    Bychkov, V. E.
    Pravda, V., I
    VISNYK NTUU KPI SERIIA-RADIOTEKHNIKA RADIOAPARATOBUDUVANNIA, 2012, (49): : 71 - 76
  • [9] Design and FPGA Implementation of Block Synchronizer for Viterbi Decoder
    Sharma, Satish
    Sunil
    Vasudevamurthy, H. S.
    Valarmathi, N.
    2013 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2013, : 908 - 912
  • [10] FPGA Design and Implementation of the Joint Viterbi Detector Decoder
    Hamadicharef, Brahim
    Chan, Kheong Sann
    2016 10TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ICSPCS), 2016,
12345