Design and implementation of punctured viterbi decoder with full decoding capability for DAB system

被引:0
|
作者
Wu, Chien-Ming [1 ]
Shieh, Ming-Der [2 ]
Hu, Min-Hsiung [3 ]
Lee, Ming-Chung [3 ]
机构
[1] Grad. Sch. of Eng. Sci. and Technol., Natl. Yunlin Univ. of Sci. Technol., Touliu, Taiwan
[2] Department of Electrical Engineering, National Cheng-Kung University, Tainan, Taiwan
[3] Dept. of Electronic Engineering, Natl. Yunlin Univ. of Sci. Technol., Touliu, Taiwan
来源
| 2003年 / Chinese Institute of Electrical Engineering卷 / 10期
关键词
D O I
暂无
中图分类号
学科分类号
摘要
Decoding
引用
收藏
相关论文
共 50 条
  • [21] Design and implementation of the DAB/DMB transmitter identification information decoder
    Zhang, Hongsheng
    Wang, Hongyun
    Wang, Guoyu
    Lu, Mingying
    International Journal of Circuits, Systems and Signal Processing, 2017, 11 : 59 - 64
  • [22] Research and Implementation of Viterbi Decoding in TD-LTE System
    Li Li-fu
    Li Hai-wen
    Li Hong-liang
    Gu Yong-jun
    2017 IEEE 2ND ADVANCED INFORMATION TECHNOLOGY, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IAEAC), 2017, : 890 - 894
  • [23] Design and Implementation of List-of-2 Viterbi Decoder with VHDL and its Application
    Tuntoolavest, Usana
    Noradee, Pongpisut
    ECTI-CON: 2009 6TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING/ELECTRONICS, COMPUTER, TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2009, : 910 - 913
  • [24] RTL Design and VLSI Implementation of an efficient Convolutional Encoder and Adaptive Viterbi Decoder
    Suganya, G. S.
    Kavya, G.
    2013 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2013, : 494 - 498
  • [25] Design and Implementation of High Performance Viterbi Decoder for Mobile Communication Data Security
    Menakadevi, T.
    Madheswaran, M.
    COMPUTATIONAL INTELLIGENCE IN SECURITY FOR INFORMATION SYSTEMS, 2009, 63 : 69 - 76
  • [26] Design and Implementation for High Speed LDPC Decoder with Layered Decoding
    Ding, Hong
    Yang, Shuai
    Luo, Wu
    Dong, Mingke
    2009 WRI INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND MOBILE COMPUTING: CMC 2009, VOL I, 2009, : 156 - 160
  • [27] Design of High Speed Low Power Viterbi Decoder for TCM System
    Nargis, J.
    Vaithiyanathan, D.
    Seshasayanan, R.
    2013 INTERNATIONAL CONFERENCE ON INFORMATION COMMUNICATION AND EMBEDDED SYSTEMS (ICICES), 2013, : 185 - 190
  • [28] Low power state-parallel relaxed adaptive viterbi decoder design and implementation
    Sun, Fei
    Zhang, Tong
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 4811 - +
  • [29] FPGA Based Design and Implementation of Modified Viterbi Decoder for a Wi-Fi Receiver
    Veshala, Mahender
    Padmaja, Tualsagari
    Ghanta, Karthik
    2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES (ICT 2013), 2013, : 525 - 529
  • [30] Design and Implementation of a High Speed MAP Decoder Architecture for Turbo Decoding
    Shrestha, Rahul
    Paily, Roy
    2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : 86 - 91