High-speed 32-channel CMOS VCSEL driver with built-in self-test and clock generation circuitry

被引：0
|
作者：
Kiamilev, Fouad E. [1 ]
Krishnamoorthy, Ashok V. [2 ]
机构：
[1] University of North Carolina, Charlotte, NC 28223, United States
[2] Bell Laboratories, Lucent Technologies, Holmdel, NJ 07733, United States
来源：
IEEE Journal on Selected Topics in Quantum Electronics | / 5卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：287 / 295
相关论文
共 50 条
  • [41] Test generation, design-for-testability and built-in self-test for arithmetic units based on graph labeling
    Chatterjee, Abhijit
    Abraham, Jacob A.
    Journal of Electronic Testing: Theory and Applications (JETTA), 1991, 2 (04): : 351 - 372
  • [42] Software-Hardware-Cooperated Built-In Self-Test Scheme for Channel-Based DRAMs
    Hsieh, Tsung-Fu
    Li, Jin-Fu
    Wu, Kuan-Te
    Lai, Jenn-Shiang
    Lo, Chih-Yen
    Kwai, Ding-Ming
    Chou, Yung-Fa
    2017 INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA), 2017, : 107 - 111
  • [43] Stimulus generation for built-in self-test of charge-pump phase-locked loops
    Veillette, BR
    Roberts, GW
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 698 - 707
  • [44] A NEW BUILT-IN SELF-TEST DESIGN FOR PLAS WITH HIGH FAULT COVERAGE AND LOW OVERHEAD
    TREUER, R
    AGARWAL, VK
    FUJIWARA, H
    IEEE TRANSACTIONS ON COMPUTERS, 1987, 36 (03) : 369 - 373
  • [45] An Improved Pattern Generation for Built-in Self-test Design Based on Boundary-scan Reseeding
    Tan, Enmin
    Qian, Wenwu
    Li, Yan
    2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 1082 - +
  • [46] Built-in self test of high speed analog-to-digital converters
    Santin, Edinei
    Oliveira, Luis B.
    Goes, Joao
    IEEE INSTRUMENTATION & MEASUREMENT MAGAZINE, 2019, 22 (06) : 4 - 10
  • [47] A Power Detector for Built-In Self-Test of 4-Channel Beamforming Transceiver in Phased Array Systems
    Chae, Soo-Chang
    Jang, Chung-Geun
    Kim, Soo-Jeong
    Ahn, Kwang-Ho
    Kim, Ki-Jin
    2022 IEEE INTERNATIONAL SYMPOSIUM ON PHASED ARRAY SYSTEMS & TECHNOLOGY (PAST), 2022,
  • [48] Built-in test with modified-booth high-speed pipelined multipliers and dividers
    Lo, HY
    Lin, HF
    Chen, CY
    Liu, JS
    Liu, CC
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2003, 19 (03): : 245 - 269
  • [49] Design of Clock Generation Circuitry for High-Speed Subranging Time-Interleaved ADCs
    Zahrai, Seyed Alireza
    Le Dortz, Nicolas
    Onabajo, Marvin
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2408 - 2411
  • [50] Built-in Test with Modified-Booth High-Speed Pipelined Multipliers and Dividers
    Hao-Yung Lo
    Hsiu-Feng Lin
    Chichyang Chen
    Jenshiuh Liu
    Chia-Cheng Liu
    Journal of Electronic Testing, 2003, 19 : 245 - 269
12345