High-speed 32-channel CMOS VCSEL driver with built-in self-test and clock generation circuitry

被引：0
|
作者：
Kiamilev, Fouad E. [1 ]
Krishnamoorthy, Ashok V. [2 ]
机构：
[1] University of North Carolina, Charlotte, NC 28223, United States
[2] Bell Laboratories, Lucent Technologies, Holmdel, NJ 07733, United States
来源：
IEEE Journal on Selected Topics in Quantum Electronics | / 5卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：287 / 295
相关论文
共 50 条
  • [21] A BUILT-IN SELF-TEST CIRCUITRY BASED ON RECONFIGURATION FOR ANALOG AND MIXED-SIGNAL IC
    Mosin, Sergey
    INFORMATION TECHNOLOGY AND CONTROL, 2011, 40 (03): : 260 - 264
  • [22] Stimulus generation of a built-in self-test using oscillation based test structures
    Novak, F
    Zarnik, MS
    Kac, U
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2002, 89 (11) : 811 - 820
  • [23] A low power test pattern generation for built-in self-test based circuits
    Ye, Bo
    Li, Tianwang
    Zhao, Qian
    Zhou, Duo
    Wang, Xiaohua
    Luo, Min
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2011, 98 (03) : 301 - 309
  • [24] High-speed driver with built-in self detection functions for off-chip transmission
    Hsu, Heng-Shou
    Lu, Guan-Yu
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 73 (01) : 397 - 408
  • [25] High-speed driver with built-in self detection functions for off-chip transmission
    Heng-Shou Hsu
    Guan-Yu Lu
    Analog Integrated Circuits and Signal Processing, 2012, 73 : 397 - 408
  • [26] Special issue on BIT CMOS built-in test architecture for high-speed jitter measurement
    Taylor, KA
    Nelson, B
    Chong, A
    Lin, H
    Chan, E
    Soma, M
    Haggag, H
    Huard, J
    Braatz, J
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2005, 54 (03) : 975 - 987
  • [27] A Channel-Sharable Built-In Self-Test Scheme for Multi-Channel DRAMs
    Wu, Kuan-Te
    Li, Jin-Fu
    Lo, Chih-Yen
    Lai, Jenn-Shiang
    Kwai, Ding-Ming
    Chou, Yung-Fa
    2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2018, : 245 - 250
  • [28] Highly configurable programmable built-in self test architecture for high-speed memories
    Bayraktaroglu, I
    Caty, O
    Wong, YK
    23RD IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2005, : 21 - 26
  • [29] A D AND T ROUNDTABLE BUILT-IN SELF-TEST - ARE EXPECTATIONS TOO HIGH
    AGARWAL, V
    LASSITER, J
    MCCLUSKEY, E
    MILLHAM, E
    RESNICK, D
    WILLIAMS, T
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (03): : 66 - 74
  • [30] An improved high-level built-in self-test synthesis algorithm
    Yang, LT
    Muzio, J
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 549 - 552
12345