Design of Clock Generation Circuitry for High-Speed Subranging Time-Interleaved ADCs

被引:0
|
作者
Zahrai, Seyed Alireza [1 ]
Le Dortz, Nicolas [2 ]
Onabajo, Marvin [1 ]
机构
[1] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA
[2] Analog Devices Inc, Cambridge, MA USA
关键词
Clock signal generation; analog-to-digital converter (ADC); time-interleaving; non-overlapping clocks; timing skew; jitter; sample-and-hold; CMOS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A clock generation system for a 1GS/s 8-bit subranging time-interleaved analog-to-digital converter (ADC) is introduced. General timing considerations for time-interleaved ADCs are reviewed prior to describing the design methodology for a prototype ADC. This hybrid ADC architecture contains four time-interleaved combined sample-and-hold and capacitive digital-toanalog converter (SHDAC) circuits as front-end sample-and-hold for a flash stage and for a time-interleaved successive approximation stage, which minimizes the errors due to sampling time mismatches between the two stages. The associated clock signal generation techniques that enable this hybrid ADC design approach are presented in this paper, which range from particular nonoverlapping clocks and extensive buffering to synchronous resetting for adjusting the order of the clock signals in each time-interleaved channel. The transistor-level and layout-level clock generation circuits were designed and simulated in 130nm CMOS technology, and consume 3.88mW from a 1.2V supply. The standard deviation of the timing skews between time-interleaved channels is less than 1ps based on Monte Carlo simulations. To evaluate the feasibility of the clock generation approach, post-layout simulations were conducted with the interconnected ADC core layout and routed clock generation circuits. The hybrid ADC achieved an effective number of bits (ENOB) of 7.39 with a sampling frequency of 1GHz and an input frequency close to the Nyquist rate.
引用
收藏
页码:2408 / 2411
页数:4
相关论文
共 50 条
  • [1] Calibrated Time-Interleaved High-Speed ADCs
    2014 IEEE PROCEEDINGS OF THE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2014,
  • [2] Mismatch calibration methods for high-speed Time-Interleaved ADCs
    Benabes, Philippe
    Lelandais-Perrault, Caroline
    Le Dortz, Nicolas
    2014 IEEE 12TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2014, : 49 - 52
  • [3] High-Speed Time Interleaved ADCs
    Buchwald, Aaron
    IEEE COMMUNICATIONS MAGAZINE, 2016, 54 (04) : 71 - 77
  • [4] A novel design method of time-interleaved subranging ADC
    Park, Ki Chul
    Cho, Seong Ik
    ELECTRONICS AND COMMUNICATIONS: PROCEEDINGS OF THE 7TH WSEAS INTERNATIONAL CONFERENCE ON ELECTRONICS, HARDWARE, WIRELESS AND OPTICAL COMMUNICATIONS (EHAC '08), 2008, : 192 - +
  • [5] Joint Mismatch and Channel Compensation for High-Speed OFDM Receivers with Time-Interleaved ADCs
    Ponnuru, Sandeep
    Seo, Munkyo
    Madhow, Upamanyu
    Rodwell, Mark
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2010, 58 (08) : 2391 - 2401
  • [6] A novel design method of time-interleaved subranging ADC
    Park, Ki Chul
    Cho, Seong Ik
    PROCEEDINGS OF THE 2ND WSEAS INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEMS, SIGNALS AND TELECOMMUNICATIONS (CISST '08): CIRCUITS, SYSTEMS, SIGNAL & COMMUNICATIONS, 2008, : 160 - 163
  • [7] Background Timing Mismatch Calibration Techniques in High-Speed Time-Interleaved ADCs: A Tutorial Review
    Guo, Mingqiang
    Sin, Sai-Weng
    Qi, Liang
    Xu, Dengke
    Wang, Guoxing
    Martins, Rui P.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (06) : 2564 - 2569
  • [8] A global passive sampling technique for high-speed switched-capacitor time-interleaved ADCs
    Gustavsson, M
    Tan, NXN
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (09): : 821 - 831
  • [9] High-Speed, Low-Power Subranging ADCs
    Ohhata, Kenichi
    2015 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2015, : 172 - 174