Impact of encroaching length and taper on double gate tunnel FET performance using TCAD simulations

被引：0
|
作者：
Sugi, S.Shinly Swarna [1 ]
Nagarajan, K.K. [2 ]
Srinivasan, R. [1 ]
机构：
[1] IT Department, SSN College of Engineering, Chennai, India
[2] MCA Department, SSN College of Engineering, Chennai, India
来源：
Proceedings of IEEE International Conference on Circuit, Power and Computing Technologies, ICCPCT 2013 | 2013年
关键词：
10;
D O I：
10.1109/ICCPCT.2013.6528880
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：942 / 947
相关论文
共 50 条
  • [11] Performance Analysis of Tunnel FET Based Ring Oscillator Using Sentaurus TCAD
    Menka Yadav
    Silicon, 2022, 14 : 7769 - 7779
  • [12] Effect of Temperature and Gate Stack on the Linearity and Analog Performance of Double Gate Tunnel FET
    Narang, Rakhi
    Saxena, Manoj
    Gupta, R. S.
    Gupta, Mridula
    TRENDS IN NETWORKS AND COMMUNICATIONS, 2011, 197 : 466 - +
  • [13] A Comparative study of Radio Frequency Stability performance of Double Gate MOSFET and Double Gate Tunnel FET
    Sivasankaran, K.
    Mallick, P. S.
    2013 INTERNATIONAL CONFERENCE ON GREEN COMPUTING, COMMUNICATION AND CONSERVATION OF ENERGY (ICGCE), 2013, : 220 - 224
  • [14] FET gate length impact on reliability
    Darwish, A. M.
    Bayba, A.
    Hung, H. A.
    2007 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-6, 2007, : 311 - 314
  • [15] Double gate symmetric tunnel FET: investigation and analysis
    Ramaswamy, Sindhu
    Kumar, M. Jagadesh
    IET CIRCUITS DEVICES & SYSTEMS, 2017, 11 (04) : 365 - 370
  • [16] Double-gate tunnel FET with high-κ gate dielectric
    Boucart, Kathy
    Mihai Ionescu, Adrian
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) : 1725 - 1733
  • [17] Impact of gate-on-source misalignment on the analog and digital performance of tunnel FET
    Ahmed Shaker
    Muhammad Elgamal
    Mostafa Fedawy
    Hesham Kamel
    Pramana, 2021, 95
  • [18] Impact of hetero-dielectric engineering on the performance of single gate tunnel FET
    Das, G. D.
    Dash, S.
    Mishra, G. P.
    2018 INTERNATIONAL CONFERENCE ON CONTROL, POWER, COMMUNICATION AND COMPUTING TECHNOLOGIES (ICCPCCT), 2018, : 114 - 117
  • [19] Impact of gate-on-source misalignment on the analog and digital performance of tunnel FET
    Shaker, Ahmed
    Elgamal, Muhammad
    Fedawy, Mostafa
    Kamel, Hesham
    PRAMANA-JOURNAL OF PHYSICS, 2021, 95 (03):
  • [20] A double-gate heteromaterial tunnel FET optimized using an evolutionary algorithm
    Sagarika Choudhury
    Brinda Bhowmick
    Krishna Lal Baishnab
    Journal of Computational Electronics, 2020, 19 : 277 - 282
12345