Impact of encroaching length and taper on double gate tunnel FET performance using TCAD simulations

被引：0
|
作者：
Sugi, S.Shinly Swarna [1 ]
Nagarajan, K.K. [2 ]
Srinivasan, R. [1 ]
机构：
[1] IT Department, SSN College of Engineering, Chennai, India
[2] MCA Department, SSN College of Engineering, Chennai, India
来源：
Proceedings of IEEE International Conference on Circuit, Power and Computing Technologies, ICCPCT 2013 | 2013年
关键词：
10;
D O I：
10.1109/ICCPCT.2013.6528880
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：942 / 947
相关论文
共 50 条
  • [31] Performance Assessment of a Junctionless Heterostructure Tunnel FET Biosensor Using Dual Material Gate
    Xie, Haiwu
    Liu, Hongxia
    MICROMACHINES, 2023, 14 (04)
  • [32] Impact of Hetero-Dielectric Ferroelectric Gate Stack on Analog/RF Performance of Tunnel FET
    Malihe Zare
    Fateme Peyravi
    Seyed Ebrahim Hosseini
    Journal of Electronic Materials, 2020, 49 : 5638 - 5646
  • [33] Using Low-k Oxide for Reduction of Leakage Current in Double Gate Tunnel FET
    Vadizadeh, Mahdi
    Fathipour, Morteza
    ULIS 2009: 10TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION OF SILICON, 2009, : 301 - 304
  • [34] Impact of Hetero-Dielectric Ferroelectric Gate Stack on Analog/RF Performance of Tunnel FET
    Zare, Malihe
    Peyravi, Fateme
    Hosseini, Seyed Ebrahim
    JOURNAL OF ELECTRONIC MATERIALS, 2020, 49 (09) : 5638 - 5646
  • [35] Impact of Interface Trap Charges on Performance of Electrically Doped Tunnel FET With Heterogeneous Gate Dielectric
    Venkatesh, Pulimamidi
    Nigam, Kaushal
    Pandey, Sunil
    Sharma, Dheeraj
    Kondekar, Pravin N.
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2017, 17 (01) : 245 - 252
  • [36] Device and Circuit Level Performance Comparison of Tunnel FET Architectures and Impact of Heterogeneous Gate Dielectric
    Narang, Rakhi
    Saxena, Manoj
    Gupta, R. S.
    Gupta, Mridula
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2013, 13 (03) : 224 - 236
  • [37] Extended-Source Double-Gate Tunnel FET With Improved DC and Analog/RF Performance
    Joshi, Tripuresh
    Singh, Yashvir
    Singh, Balraj
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2020, 67 (04) : 1873 - 1879
  • [38] Double Metal Double Gate Hetero-oxide Tunnel FET: An Analytical Model
    Priyadarshani, Kumari Nibha
    Singh, Sangeeta
    SILICON, 2022, 14 (12) : 7017 - 7024
  • [39] Performance investigation of asymmetric double-gate doping less tunnel FET with Si/Ge heterojunction
    Sharma, Suruchi
    Kaur, Baljit
    IET CIRCUITS DEVICES & SYSTEMS, 2020, 14 (05) : 695 - 701
  • [40] Double Metal Double Gate Hetero-oxide Tunnel FET: An Analytical Model
    Kumari Nibha Priyadarshani
    Sangeeta Singh
    Silicon, 2022, 14 : 7017 - 7024
12345