Impact of encroaching length and taper on double gate tunnel FET performance using TCAD simulations

被引：0
|
作者：
Sugi, S.Shinly Swarna [1 ]
Nagarajan, K.K. [2 ]
Srinivasan, R. [1 ]
机构：
[1] IT Department, SSN College of Engineering, Chennai, India
[2] MCA Department, SSN College of Engineering, Chennai, India
来源：
Proceedings of IEEE International Conference on Circuit, Power and Computing Technologies, ICCPCT 2013 | 2013年
关键词：
10;
D O I：
10.1109/ICCPCT.2013.6528880
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：942 / 947
相关论文
共 50 条
  • [41] An accurate drain current model for symmetric dual gate tunnel FET using effective tunneling length
    Sahoo S.
    Dash S.
    Mishra G.P.
    Nanoscience and Nanotechnology - Asia, 2019, 9 (01): : 85 - 91
  • [42] Performance Evaluation of Double Gate Pentacene Organic FET Using Simulation Study
    Halder, Ranita
    Sarkar, Angsuman
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2020), 2020, : 393 - 396
  • [43] Performance Investigation of Cylindrical Double Gate Junctionless FET
    Singh, Balraj
    Jit, Satyabrata
    2018 5TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (UPCON), 2018, : 1210 - 1214
  • [44] Reduced Gate Capacitance of Dual Metal Double Gate over Single Metal Double Gate Tunnel FET: A Comparative Study
    Gupta, Divyam
    Bagga, Navjeet
    Dasgupta, S.
    2018 CONFERENCE ON EMERGING DEVICES AND SMART SYSTEMS (ICEDSS), 2018, : 110 - 112
  • [45] Reconfigurable FET-Based SRAM and Its Single Event Upset Performance Analysis Using TCAD Simulations
    Justeena, A. Nisha
    Srinivasan, R.
    MICROELECTRONICS JOURNAL, 2020, 101
  • [46] Double Gate Tunnel FET with ultrathin silicon body and high-K gate dielectric
    Boucart, Kathy
    Ionescu, Adrian Mihai
    ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 383 - +
  • [47] TCAD Simulation Study of Source and Gate Material-Engineered Double Gate Tunnel Field Effect Transistor
    Nayana, G. H.
    Sharma, Sanjeev
    2021 IEEE 3RD PHD COLLOQUIUM ON ETHICALLY DRIVEN INNOVATION AND TECHNOLOGY FOR SOCIETY (PHD EDITS), 2021,
  • [48] Impact of Interfacial Fixed Charges on the Electrical Characteristics of Pocket-Doped Double-Gate Tunnel FET
    Mishra, Abhishek
    Narang, Rakhi
    Saxena, Manoj
    Gupta, Mridula
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2016, 16 (02) : 117 - 122
  • [49] Ambipolarity Suppression of a Double Gate Tunnel FET using High-k Drain Dielectric Pocket
    Panda, Shwetapadma
    Jena, Biswajit
    Dash, Sidhartha
    ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2022, 11 (01)
  • [50] Steep subthreshold swing Double - Gate tunnel FET using source pocket engineering: Design guidelines
    Yadav, Nisha
    Jadav, Sunil
    Saini, Gaurav
    MICRO AND NANOSTRUCTURES, 2024, 195
12345