2.2.1 Test time reduction by optimal test sequencing1

被引：0
|
作者：
Boumen, R. [1 ]
de Jong, I.S.M. [1 ]
van de Mortel-Fronczak, J.M. [1 ]
Rooda, J.E. [1 ]
机构：
[1] Systems Engineering Group, Department of Mechanical Engineering, Eindhoven University of Technology, 5600 MB, Eindhoven, Netherlands
来源：
INCOSE International Symposium | 2006年 / 16卷 / 01期
关键词：
D O I：
10.1002/j.2334-5837.2006.tb02741.x
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：259 / 269
相关论文
共 50 条
  • [21] Capture in Turn Scan for Reduction of Test Data Volume, Test Application Time and Test Power
    You, Zhiqiang
    Huang, Jiedi
    Inoue, Michiko
    Kuang, Jishun
    Fujiwara, Hideo
    2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 371 - 374
  • [22] Test sequencing strategy with imperfect test
    Wang Wei
    Yu Daren
    Hu qinghua
    ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL I, 2007, : 744 - 747
  • [23] Identifying the Optimal Subsets of Test Items through Adaptive Test for Cost Reduction of ICs
    Liang, Huaguo
    Wan, Jinlei
    Song, Tai
    Hou, Wangchao
    ELECTRONICS, 2021, 10 (06) : 1 - 11
  • [24] Reducing Test Time of Power Constrained Test by Optimal Selection of Supply Voltage
    Venkataramani, Praveen
    Agrawal, Vishwani D.
    2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : 273 - 278
  • [25] Test-time Reduction Methodology: Innovative Ways to Reduce Test Time for Server Products
    Dimaandal, Eric
    Padilla, Marco
    PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 718 - 722
  • [26] Simultaneous Reduction in Test Data Volume and Test Time for TRC-Reseeding
    Zhou, Bin
    Ye, Yi-Zheng
    Wang, Yong-Sheng
    GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 49 - 54
  • [27] Balancing Test Cost Reduction vs. Measurements Accuracy at Test Time
    Verdy, Matthieu
    Morche, Dominique
    De Foucauld, Emeric
    Lesecq, Suzanne
    Mallet, Jean-Pascal
    Mayor, Cedric
    2015 IEEE 13TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2015,
  • [28] Test pattern generation and clock disabling for simultaneous test time and power reduction
    Chen, JJ
    Yang, CK
    Lee, KJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (03) : 363 - 370
  • [29] A Test-Application-Count Based Learning Technique for Test Time Reduction
    Lin, Guo-Yu
    Tsai, Kun-Han
    Huang, Jiun-Lang
    Cheng, Wu-Tung
    2015 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2015,
  • [30] A Systematic Approach to Memory Test Time Reduction
    Yeh, Jen-Chieh
    Kuo, Shuo-Fen
    Chen, Chao-Hsun
    Wu, Cheng-Wen
    IEEE DESIGN & TEST OF COMPUTERS, 2008, 25 (06): : 560 - 570
12345