2.2.1 Test time reduction by optimal test sequencing1

被引：0
|
作者：
Boumen, R. [1 ]
de Jong, I.S.M. [1 ]
van de Mortel-Fronczak, J.M. [1 ]
Rooda, J.E. [1 ]
机构：
[1] Systems Engineering Group, Department of Mechanical Engineering, Eindhoven University of Technology, 5600 MB, Eindhoven, Netherlands
来源：
INCOSE International Symposium | 2006年 / 16卷 / 01期
关键词：
D O I：
10.1002/j.2334-5837.2006.tb02741.x
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：259 / 269
相关论文
共 50 条
  • [31] Test time reduction chances and limits.
    Zenner, H
    MATERIALPRUFUNG, 1998, 40 (06): : 240 - 244
  • [32] An improved RF loopback for test time reduction
    Negreiros, Marcelo
    Carro, Luigi
    Susin, Altamiro A.
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 644 - +
  • [33] Scan test Sequencing hardware for structural test
    Cullen, J
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 713 - 720
  • [34] Wafer-package test mix for optimal defect detection and test time savings
    Maxwell, PC
    IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (05): : 84 - 89
  • [35] Test data and test time reduction for LOS transition test in multi-mode segmented scan architecture
    Wang, Sying-Jyan
    Tsai, Po-Chang
    Weng, Hung-Ming
    Li, Katherine Shu-Min
    PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 95 - +
  • [36] Optimal test plan for degradation test
    Li, QS
    EIGHTH ISSAT INTERNATIONAL CONFERENCE ON RELIABILITY AND QUALITY IN DESIGN, PROCEEDINGS, 2003, : 93 - 97
  • [37] Reduction of test data volume and test application time by scan chain disabling technique
    Lee, Lung-Jen
    Tseng, Wang-Dauh
    Lin, Rung-Bin
    JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2012, 35 (06) : 687 - 696
  • [38] A Novel Power-Managed Scan Architecture for Test Power and Test Time Reduction
    Devanathan, V. R.
    Ravikumar, C. P.
    Mehrotra, Rajat
    Kamakoti, V.
    JOURNAL OF LOW POWER ELECTRONICS, 2008, 4 (01) : 101 - 110
  • [39] Dynamic Unit Test Extraction via Time Travel Debugging for Test Cost Reduction
    Bach, Thomas
    Pannemans, Ralf
    Haeussler, Johannes
    Andrzejak, Artur
    2019 IEEE/ACM 41ST INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING: COMPANION PROCEEDINGS (ICSE-COMPANION 2019), 2019, : 238 - 239
  • [40] Multi-Valued Logic Test Access Mechanism for Test Time and Power Reduction
    Nekooei, Amirreza
    Navabi, Zainalabedin
    2015 10TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS), 2015,
12345