共 50 条
- [41] A New Decompressor with Ordered Parallel Scan Design for Reduction of Test Data and Test Time 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 641 - 644
- [42] Multimode Illinois scan architecture for test application time and test data volume reduction 25TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2007, : 84 - +
- [43] Response compaction for test time and test pins reduction based on advanced convolutional codes 19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2004, : 298 - 305
- [45] An efficient scan tree design for test time reduction ETS 2004: NINTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 174 - 179
- [46] High resolution electromigration measurements for reduction of the test time 1997 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 1997, : 80 - 85
- [47] A methodology for test time reduction in rubber part testing CONSTITUTIVE MODELS FOR RUBBER III, 2003, : 27 - 32
- [48] Skip-Scan: A Methodology for Test Time Reduction 2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,
- [49] Effective Tool for Test Case Execution Time Reduction COMPUTING, COMMUNICATION, AND CONTROL, 2011, 1 : 105 - 111
- [50] TIME REDUCTION FOR SURINAM GRASS SEED GERMINATION TEST CIENCIA E AGROTECNOLOGIA, 2015, 39 (05): : 488 - 497