An efficient scan tree design for test time reduction

被引：0

作者：

Bonhomme, Y ^{[1
]}

Yoneda, T ^{[1
]}

Fujiwara, H ^{[1
]}

Girard, P ^{[1
]}

机构：

[1] Nara Inst Sci & Technol, Grad Sch Informat Sci, Nara, Japan

来源：

ETS 2004: NINTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS | 2004年

关键词：

DfT; scan testing; scan tree;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We propose a new scan tree architecture for test application time reduction. This technique is based on a dynamic reconfiguration mode allowing one to reduce the dependence between the test set and the final scan tree architecture. The proposed method includes two different configuration modes: the scan tree mode and the single scan mode. The proposed method does not require any additional input or output. Experimental results show up to 95% of test application time saving and test data volume reduction in comparison with a single scan chain architecture.

引用

页码：174 / 179

页数：6

共 50 条

[1] Design of Optimal Scan Tree Based on Compact Test Patterns for Test Time Reduction
Chen, Linfeng
Cui, Aijiao
Chang, Chip-Hong
IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (12) : 3417 - 3429
[2] An efficient scan tree design for compact test pattern set
Banerjee, S
Chowdhury, DR
Bhattacharya, BB
19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 175 - 180
[3] An efficient scan tree design for compact test pattern set
Banerjee, Shibaji
Chowdhury, Dipanwita Roy
Bhattacharya, Bhargab B.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (07) : 1331 - 1339
[4] A New Decompressor with Ordered Parallel Scan Design for Reduction of Test Data and Test Time
Yu, Tingting
Cui, Aijiao
Li, Mengyang
Ivanov, Andre
2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 641 - 644
[5] Scan chain design for test time reduction in core-based ICs
Aerts, J
Marinissen, EJ
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 448 - 457
[6] PVT: Unified Reduction of Test Power, Volume, and Test Time Using Double-Tree Scan Architecture
Chen, Zhen
Seth, Sharad C.
Xiang, Dong
Bhattacharya, Bhargab B.
JOURNAL OF LOW POWER ELECTRONICS, 2010, 6 (03) : 457 - 468
[7] Multiple scan tree design with test vector modification
Miyase, K
Kajihara, S
Reddy, SM
13TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2004, : 76 - 81
[8] A Multi-Time Frame Scan Test Scheme for Reduction of Test Time
Liu, Guangyu
Cheng, Zuolin
Xue, Dongmei
2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
[9] Concurrent core test for test cost reduction using merged test set and scan tree
Zeng, G
Ito, H
2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 143 - 146
[10] Skip-Scan: A Methodology for Test Time Reduction
Kumar, Binod
Nehru, Boda
Pandey, Brajesh
Tudu, Jaynarayan
2016 20TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2016,

← 1 2 3 4 5 →