An efficient scan tree design for test time reduction

被引：0

作者：

Bonhomme, Y ^{[1
]}

Yoneda, T ^{[1
]}

Fujiwara, H ^{[1
]}

Girard, P ^{[1
]}

机构：

[1] Nara Inst Sci & Technol, Grad Sch Informat Sci, Nara, Japan

来源：

ETS 2004: NINTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS | 2004年

关键词：

DfT; scan testing; scan tree;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We propose a new scan tree architecture for test application time reduction. This technique is based on a dynamic reconfiguration mode allowing one to reduce the dependence between the test set and the final scan tree architecture. The proposed method includes two different configuration modes: the scan tree mode and the single scan mode. The proposed method does not require any additional input or output. Experimental results show up to 95% of test application time saving and test data volume reduction in comparison with a single scan chain architecture.

引用

页码：174 / 179

页数：6

共 50 条

[21] Realization of minimum test application time in full scan design
Li, ZL
Ye, YZ
Mao, ZG
ICEMI'99: FOURTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1 AND 2, CONFERENCE PROCEEDINGS, 1999, : 165 - 171
[22] Construction of an adaptive scan network for test time and data volume reduction
Sinanoglu, O.
IET COMPUTERS AND DIGITAL TECHNIQUES, 2008, 2 (01): : 12 - 22
[23] TEST TIME REDUCTION FOR SCAN-DESIGNED CIRCUITS BY SLIDING COMPATIBILITY
CHANG, JS
LIN, CS
IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (01): : 41 - 48
[24] Test volume and application time reduction through scan chain concealment
Bayraktaroglu, I
Orailoglu, A
38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 151 - 155
[25] Test Time Reduction on Testing Delay Faults in 3D ICs Using Boundary Scan Design
Hirai, Satoshi
Yotsuyanagi, Hiroyuki
Hashizume, Masaki
2018 IEEE 27TH ASIAN TEST SYMPOSIUM (ATS), 2018, : 7 - 12
[26] Efficient test cost reduction procedure for parallel-serial scan circuits
Solana, JM
ELECTRONICS LETTERS, 2001, 37 (21) : 1277 - 1278
[27] Low Power Scan Chain Design: A Solution for an Efficient Tradeoff Between Test Power and Scan Routing
Girard, Patrick
Bonhomme, Yannick
JOURNAL OF LOW POWER ELECTRONICS, 2005, 1 (01) : 85 - 95
[28] A Novel Scan Segmentation Design for Power Controllability and Reduction in At-Speed Test
Jiang, Zhou
Xiang, Dong
Shen, Kele
2015 IEEE 24TH ASIAN TEST SYMPOSIUM (ATS), 2015, : 7 - 12
[29] Design space exploration for aggressive test cost reduction in circular scan Architectures
Arslan, B
Orailoglu, A
ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 726 - 731
[30] Adaptive encoding scheme for test volume/time reduction in SoC scan testing
Lin, SP
Lee, CL
Chen, JE
14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 324 - 329

← 1 2 3 4 5 →