Identifying the Optimal Subsets of Test Items through Adaptive Test for Cost Reduction of ICs

被引:2
|
作者
Liang, Huaguo [1 ]
Wan, Jinlei [1 ]
Song, Tai [1 ]
Hou, Wangchao [1 ]
机构
[1] Hefei Univ Technol, Sch Elect Sci & Appl Phys, Hefei 230009, Peoples R China
关键词
integrated circuit test; cost reduction; adaptive test; naive Bayesian model; fast correlation-based filter; SELECTION;
D O I
10.3390/electronics10060680
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
With the growing complexity of integrated circuits (ICs), more and more test items are required in testing. However, the large number of invalid items (which narrowly pass the test) continues to increase the test time and, consequently, test costs. Aiming to address the problems of long test time and reduced test item efficiency, this paper presents a method which combines a fast correlation-based filter (FCBF) and a weighted naive Bayesian model which can identify the most effective items and make accurate quality predictions. Experimental results demonstrate that the proposed method reduces test time by around 2.59% and leads to fewer test escapes compared with the recently adopted test methods. The study shows that the proposed method can effectively reduce the test cost without jeopardizing test quality excessively.
引用
收藏
页码:1 / 11
页数:11
相关论文
共 50 条
  • [1] Adaptive Testing - Cost Reduction through Test Pattern Sampling
    Grady, Matt
    Pepper, Bradley
    Patch, Joshua
    Degregorio, Michael
    Nigh, Phil
    2013 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2013,
  • [2] Test Cost Minimization through Adaptive Test Development
    Chen, Mingjing
    Orailoglu, Alex
    2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 234 - 239
  • [3] Chip test pattern reordering method using adaptive test to reduce cost for testing of ICs
    Song T.
    Liang H.
    Huang Z.
    Ni T.
    Sun Y.
    IEICE Electronics Express, 2021, 18 (02)
  • [4] Chip test pattern reordering method using adaptive test to reduce cost for testing of ICs
    Song, Tai
    Liang, Huaguo
    Huang, Zhengfeng
    Ni, Tianming
    Sun, Ying
    IEICE ELECTRONICS EXPRESS, 2021, 18 (02):
  • [5] Optimal production test times through adaptive test programming
    Benner, S
    Boroffice, O
    INTERNATIONAL TEST CONFERENCE 2001, PROCEEDINGS, 2001, : 908 - 915
  • [6] Memory test time reduction by interconnecting test items
    Wu, WJ
    Tang, CY
    PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 290 - 298
  • [7] Test-Cost Modeling and Optimal Test-Flow Selection of 3-D-Stacked ICs
    Agrawal, Mukesh
    Chakrabarty, Krishnendu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (09) : 1523 - 1536
  • [8] AN ANALYTICAL METHOD OF IDENTIFYING BIASED TEST ITEMS
    PLAKE, BS
    HOOVER, HD
    JOURNAL OF EXPERIMENTAL EDUCATION, 1980, 48 (02): : 153 - 154
  • [9] VLSI test through an improved LDA classification algorithm for test cost reduction
    Huang, Liang
    Song, Tai
    MICROELECTRONICS JOURNAL, 2022, 125
  • [10] Adaptive Test With Test Escape Estimation for Mixed-Signal ICs
    Stratigopoulos, Haralampos-G
    Streitwieser, Christian
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (10) : 2125 - 2138