Identifying the Optimal Subsets of Test Items through Adaptive Test for Cost Reduction of ICs

被引:2
|
作者
Liang, Huaguo [1 ]
Wan, Jinlei [1 ]
Song, Tai [1 ]
Hou, Wangchao [1 ]
机构
[1] Hefei Univ Technol, Sch Elect Sci & Appl Phys, Hefei 230009, Peoples R China
关键词
integrated circuit test; cost reduction; adaptive test; naive Bayesian model; fast correlation-based filter; SELECTION;
D O I
10.3390/electronics10060680
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
With the growing complexity of integrated circuits (ICs), more and more test items are required in testing. However, the large number of invalid items (which narrowly pass the test) continues to increase the test time and, consequently, test costs. Aiming to address the problems of long test time and reduced test item efficiency, this paper presents a method which combines a fast correlation-based filter (FCBF) and a weighted naive Bayesian model which can identify the most effective items and make accurate quality predictions. Experimental results demonstrate that the proposed method reduces test time by around 2.59% and leads to fewer test escapes compared with the recently adopted test methods. The study shows that the proposed method can effectively reduce the test cost without jeopardizing test quality excessively.
引用
收藏
页码:1 / 11
页数:11
相关论文
共 50 条
  • [21] Test cost reduction for logic circuits: Reduction of test data volume and test application time
    Higami, Yoshinobu
    Kajihara, Seiji
    Ichihara, Hideyuki
    Takamatsu, Yuzo
    Systems and Computers in Japan, 2005, 36 (06): : 69 - 83
  • [22] Optimal Ranking of Test Items using the Rasch Model
    Vats, Divyanshu
    Lan, Andrew S.
    Studer, Christoph
    Baraniuk, Richard G.
    2016 54TH ANNUAL ALLERTON CONFERENCE ON COMMUNICATION, CONTROL, AND COMPUTING (ALLERTON), 2016, : 467 - 473
  • [23] Test Cost Constraint Reduction with Common Cost
    Pan, Guiying
    Min, Fan
    Zhu, William
    FUTURE GENERATION INFORMATION TECHNOLOGY, 2011, 7105 : 55 - 63
  • [24] Scan test cost and power reduction through systematic scan reconfiguration
    Al-Yamani, Ahmad
    Devta-Prasanna, Narendra
    Chmelar, Erik
    Grinchuk, Mikhail
    Gunda, Arun
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2007, 26 (05) : 907 - 918
  • [25] Pattern Reorder for Test Cost Reduction Through Improved SVMRANK Algorithm
    Song, Tai
    Liang, Huaguo
    Ni, Tianming
    Huang, Zhengfeng
    Lu, Yingchun
    Wan, Jinlei
    Yan, Aibin
    IEEE ACCESS, 2020, 8 (08): : 147965 - 147972
  • [26] Test Cost Reduction Through Performance Prediction Using Virtual Probe
    Chang, Hsiu-Ming
    Cheng, Kwang-Ting
    Zhang, Wangyang
    Li, Xin
    Butler, Kenneth M.
    2011 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2011,
  • [27] Test Cost Optimization Technique for the Pre-Bond Test of 3D ICs
    Chen, Yong-Xiao
    Huang, Yu-Jen
    Li, Jin-Fu
    2012 IEEE 30TH VLSI TEST SYMPOSIUM (VTS), 2012, : 102 - 107
  • [28] Wafer-Level Process Variation-Driven Probe-Test Flow Selection for Test Cost Reduction in Analog/RF ICs
    Ahmadi, Ali
    Nahar, Amit
    Orr, Bob
    Pas, Michael
    Makris, Yiorgos
    2016 IEEE 34TH VLSI TEST SYMPOSIUM (VTS), 2016,
  • [29] COST REDUCTION IN THE TRIPLE BOLUS TEST
    BEDNARCZYK, DJ
    CLINICAL CHEMISTRY, 1986, 32 (06) : 1185 - 1185
  • [30] Attribute Reduction with Test Cost Constraint
    William Zhu
    JournalofElectronicScienceandTechnology, 2011, 9 (02) : 97 - 102