A dynamic dataflow architecture using partial reconfigurable hardware as an option for multiple cores

被引：0
|
作者：
Silva, Jorge Luiz E [1 ]
Lopes, Joelmir José [1 ]
机构：
[1] University of Sao Paulo, Department of Computer Systems, Av. Trabalhador Saocarlense, 400, Brazil
来源：
WSEAS Transactions on Computers | 2010年 / 9卷 / 05期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：429 / 444
相关论文
共 50 条
  • [41] Scalable Multi-cores with Improved Per-core Performance Using Off-the-critical Path Reconfigurable Hardware
    Suri, Tameesh
    Aggarwal, Aneesh
    HIGH PERFORMANCE COMPUTING - HIPC 2008, PROCEEDINGS, 2008, 5374 : 365 - 377
  • [42] Design of on-line testing for SoC with IEEE P1500 compliant cores using reconfigurable hardware and scan shift
    Katoh, K
    Doumar, A
    Ito, H
    11th IEEE International On-Line Testing Symposium, 2005, : 203 - 204
  • [43] Design and implementation of dynamic and partial reconfigurable high-performance computing using FPGA
    Zhang, Xingjun
    Ding, Yanfei
    Huang, Yiyuan
    Dong, Xiaoshe
    Huazhong Keji Daxue Xuebao (Ziran Kexue Ban)/Journal of Huazhong University of Science and Technology (Natural Science Edition), 2010, 38 (SUPPL. 1): : 82 - 86
  • [44] Robust and real-time automatic target recognition using partial hausdorff distance measure on reconfigurable hardware
    Xu, Jinbo
    Dou, Yong
    2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2006, : 25 - +
  • [45] Evaluation of Dynamic Bandwidth Allocation Algorithms for G-PON Systems using a reconfigurable Hardware Testbed
    Widiger, Harald
    Strzeletz, Andy
    Timmermann, Dirk
    PROCEEDINGS OF THE 2008 16TH IEEE WORKSHOP ON LOCAL AND METROPOLITAN AREA NETWORKS, 2008, : 79 - 84
  • [46] FPGA-based IP cores implementation for face recognition using dynamic partial reconfiguration
    Afandi Ahmad
    Abbes Amira
    Paul Nicholl
    Benjamin Krill
    Journal of Real-Time Image Processing, 2013, 8 : 327 - 340
  • [47] FPGA-based IP cores implementation for face recognition using dynamic partial reconfiguration
    Ahmad, Afandi
    Amira, Abbes
    Nicholl, Paul
    Krill, Benjamin
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2013, 8 (03) : 327 - 340
  • [48] An Efficient Block-Based Architecture for Reconfigurable FIR Filter Using Partial-Product Method
    Shrivastava, Prabhat Chandra
    Kumar, Prashant
    Tiwari, Manish
    Dhawan, Amit
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2022, 41 (04) : 2173 - 2187
  • [49] An Efficient Block-Based Architecture for Reconfigurable FIR Filter Using Partial-Product Method
    Prabhat Chandra Shrivastava
    Prashant Kumar
    Manish Tiwari
    Amit Dhawan
    Circuits, Systems, and Signal Processing, 2022, 41 : 2173 - 2187
  • [50] A HARDWARE-EFFICIENT ARCHITECTURE FOR MULTI-RESOLUTION MOTION ESTIMATION USING FULLY RECONFIGURABLE PROCESSING ELEMENT ARRAY
    Ji, Xianghu
    Zhu, Chuang
    Jia, Huizhu
    Xie, Xiaodong
    Yin, Haibin
    2011 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME), 2011,
12345