A dynamic dataflow architecture using partial reconfigurable hardware as an option for multiple cores

被引：0
|
作者：
Silva, Jorge Luiz E [1 ]
Lopes, Joelmir José [1 ]
机构：
[1] University of Sao Paulo, Department of Computer Systems, Av. Trabalhador Saocarlense, 400, Brazil
来源：
WSEAS Transactions on Computers | 2010年 / 9卷 / 05期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：429 / 444
相关论文
共 50 条
  • [31] Hardware-software co-design for dynamic reconfigurable computing with collaborative supports of architecture and operating system
    Wang, Wei
    Wu, Qiang
    Xie, Wei
    PROCEEDINGS OF THE 2007 11TH INTERNATIONAL CONFERENCE ON COMPUTER SUPPORTED COOPERATIVE WORK IN DESIGN, VOLS 1 AND 2, 2007, : 275 - +
  • [32] Multiple Transform Selection Concept Modeling and Implementation Using Dynamic and Parameterized Dataflow Graphs
    Haggui, Naouel
    Belghith, Fatma
    Hamidouche, Wassim
    Masmoudi, Nouri
    Nezan, Jean-Francois
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2022, 94 (07): : 709 - 720
  • [33] ADAPTIVE FRAME LENGTH METHOD FOR HARDWARE CONTEXT-SWITCHING IN DYNAMIC PARTIAL SELF-RECONFIGURABLE SYSTEMS
    Lee, Trong-Yen
    Hu, Che-Cheng
    Huang, Yang-Kun
    Tsai, Chia-Chun
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2011, 7 (03): : 1427 - 1442
  • [34] Scheduling Periodic Real-Time Hardware Tasks on Dynamic Partial Reconfigurable Devices Subject to Fault Tolerance
    Ramezani, Reza
    Sedaghat, Yasser
    2014 4TH INTERNATIONAL CONFERENCE ON COMPUTER AND KNOWLEDGE ENGINEERING (ICCKE), 2014, : 479 - 484
  • [35] High-reliability network system architecture using dynamic reconfigurable technology
    Shinozaki, Y
    Katayama, M
    Yamada, H
    5TH INTERNATIONAL WORKSHOP ON DESIGN OF RELIABLE COMMUNICATION NETWORKS, PROCEEDINGS: RELIABLE NETWORKS FOR RELIABLE SERVICES, 2005, : 71 - 75
  • [36] A study of the speedups and competitiveness of FPGA soft processor cores using dynamic hardware/software partitioning
    Lysecky, R
    Vahid, F
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 18 - 23
  • [37] Intelligent Optimization Approaches for a Secured Dynamic Partial Reconfigurable Architecture-Based Health Monitoring System
    Ram, R. Saravana
    Prabhaker, M. Lordwin Cecil
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2023, 32 (03)
  • [38] A self-reconfigurable hardware architecture for mesh Arrays using single/double vertical track switches
    Fukushi, M
    Horiguchi, S
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2004, 53 (02) : 357 - 367
  • [39] Hardware Acceleration of Dash Mining Using Dynamic Partial Reconfiguration on the ZYNQ Board
    Abdulmonem, Mohamed H.
    EssamEddeen, Jihad
    Zakhari, Michael H.
    Hanafi, Sayed
    Mostafa, Hassan
    2020 32ND INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2020, : 263 - 266
  • [40] Using partial-run-time reconfigurable hardware to accelerate video processing in driver assistance system
    Claus, Christopher
    Zeppenfeld, Johannes
    Mueller, Florian
    Stechele, Walter
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 498 - 503
12345