A dynamic dataflow architecture using partial reconfigurable hardware as an option for multiple cores

被引：0
|
作者：
Silva, Jorge Luiz E [1 ]
Lopes, Joelmir José [1 ]
机构：
[1] University of Sao Paulo, Department of Computer Systems, Av. Trabalhador Saocarlense, 400, Brazil
来源：
WSEAS Transactions on Computers | 2010年 / 9卷 / 05期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：429 / 444
相关论文
共 50 条
  • [11] Run-time reconfigurable hardware-software architecture for PID motor control IP cores
    Astarloa, Armando
    Lazaro, Jesus
    Bidarte, Unai
    Jimenez, Jaime
    Arias, Jagoba
    IECON 2006 - 32ND ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS, VOLS 1-11, 2006, : 1750 - +
  • [12] Towards Dynamic and Partial Reconfigurable Hardware Architectures for Cryptographic Algorithms on Embedded Devices
    Alkamil, Arkan
    Perera, Darshika G.
    IEEE ACCESS, 2020, 8 : 221720 - 221742
  • [13] Hardware-Software Monitoring Techniques for Dynamic Partial Reconfigurable Embedded Systems
    Wang Xiao-Wei
    Chen Wei-Nan
    Peng Cheng-Lian
    You Hong-jun
    2008 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS SYMPOSIA, PROCEEDINGS, 2008, : 113 - 119
  • [14] Hardware Implementation of Support Vector Machine Classifier using Reconfigurable Architecture
    Kumar, Santosh
    Manikandan, J.
    Agrawal, V. K.
    2017 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2017, : 45 - 50
  • [15] An architecture for efficient hardware data mining using reconfigurable computing systems
    Baker, Zachary K.
    Prasanna, Viktor K.
    FCCM 2006: 14TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2006, : 67 - +
  • [16] A Reconfigurable Hardware Platform Implementation for Software Defined Radio using Dynamic Partial Reconfiguration on Xilinx Zynq FPGA
    Kamaleldin, Ahmed
    Hosny, Sherif
    Mohamed, Khaled
    Gamal, Mostafa
    Hussien, Abdelrhman
    Elnader, Eslam
    Shalash, Ahmed
    Obeid, Abdelfattah M.
    Ismail, Yehea
    Mostafa, Hassan
    2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 1540 - 1543
  • [17] Synthesis of analog Filters on a reconfigurable Hardware Architecture using a Genetic Algorithm
    Trendelenburg, S.
    Becker, J.
    Bernick, F.
    Manoli, Y.
    ADVANCES IN RADIO SCIENCE, 2008, 6 : 195 - 199
  • [18] Using reconfigurable hardware to accelerate multiple sequence alignment with ClustalW
    Oliver, T
    Schmidt, B
    Nathan, D
    Clemens, R
    Maskell, D
    BIOINFORMATICS, 2005, 21 (16) : 3431 - 3432
  • [19] Hardware join Java']Java: A unified Hardware/Software language for dynamic partial runtime reconfigurable computing applications
    Kearney, David
    Hopf, John
    2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2006, : 277 - +
  • [20] Efficient mapping of hardware tasks on reconfigurable computers using libraries of architecture variants
    Huang, Miaoqing
    Narayana, Vikram K.
    El-Ghazawi, Tarek
    PROCEEDINGS OF THE 2009 17TH IEEE SYMPOSIUM ON FIELD PROGRAMMABLE CUSTOM COMPUTING MACHINES, 2009, : 247 - 250
12345