NeRF-PIM: PIM Hardware-Software Co-Design of Neural Rendering Networks

被引:0
|
作者
Heo, Jaeyoung [1 ]
Yoo, Sungjoo [2 ]
机构
[1] Seoul Natl Univ, Interdisciplinary Program Artificial Intelligence, Seoul 08826, South Korea
[2] Seoul Natl Univ, Dept Comp Sci & Engn, Seoul 08826, South Korea
关键词
Interpolation; Memory management; Layout; Bandwidth; Neural radiance field; Rendering (computer graphics); Software; Hardware; Computational efficiency; Optimization; Accelerator; hardware/software co-design; neural radiance fields (NeRFs); processing in memory; voxel grid;
D O I
10.1109/TCAD.2024.3443712
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Neural radiance field (NeRF) has emerged as a state-of-the-art technique, offering unprecedented realism in rendering. Despite its advancements, the adoption of NeRF is constrained by high computational cost, leading to slow rendering speed. Voxel-based optimization of NeRF addresses this by reducing the computational cost, but it introduces substantial memory overheads. To address this problem, we propose NeRF-PIM, a hardware-software co-design approach. In order to address the problem of the memory accesses to the large model (of the voxel grid) with poor locality and low compute density, we propose exploiting processing-in-memory (PIM) together with PIM-aware software optimizations in terms of the data layout, redundancy removal, and computation reuse. Our PIM hardware aims to accelerate the trilinear interpolation and dot product operations. Specifically, to address the low utilization of internal bandwidth due to the random accesses to the voxels, we propose a data layout that judiciously exploits the characteristics of the interpolation operation on the voxel grid, which helps remove bank conflicts in voxel accesses and also improves the efficiency of PIM command issue by exploiting the all-bank mode in the existing PIM device. As PIM-aware software optimizations, we also propose occupancy-grid-aware pruning and one-voxel two-sampling (1V2S) methods, which contribute to compute the efficiency improvement (by avoiding the redundant computation on the empty space) and memory traffic reduction (by reusing the per-voxel dot product results). We conduct experiments using an actual baseline HBM-PIM device. Our NeRF-PIM demonstrates a speedup of 7.4 and 5.0x compared to the baseline on the two datasets, Synthetic-NeRF and Tanks and Temples, respectively.
引用
收藏
页码:3900 / 3912
页数:13
相关论文
共 50 条
  • [11] ELSA: Hardware-Software Co-design for Efficient, Lightweight Self-Attention Mechanism in Neural Networks
    Ham, Tae Jun
    Lee, Yejin
    Seo, Seong Hoon
    Kim, Soosung
    Choi, Hyunji
    Jung, Sung Jun
    Lee, Jae W.
    2021 ACM/IEEE 48TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2021), 2021, : 692 - 705
  • [12] Component-based hardware-software co-design
    Arató, N
    Mann, ZA
    Orbán, A
    ORGANIC AND PERVASIVE COMPUTING - ARCS 2004, 2004, 2981 : 169 - 183
  • [13] Hardware-Software Co-Design for Network Performance Measurement
    Narayana, Srinivas
    Sivaraman, Anirudh
    Nathan, Vikram
    Alizadeh, Mohammad
    Walker, David
    Rexford, Jennifer
    Jeyakumar, Vimalkumar
    Kim, Changhoon
    PROCEEDINGS OF THE 15TH ACM WORKSHOP ON HOT TOPICS IN NETWORKS (HOTNETS '16), 2016, : 190 - 196
  • [14] Hardware-software co-design of embedded reconfigurable architectures
    Li, YB
    Callahan, T
    Darnell, E
    Harr, R
    Kurkure, U
    Stockwood, J
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 507 - 512
  • [15] Accelerating RTL Simulation with Hardware-Software Co-Design
    Elsabbagh, Fares
    Sheikhha, Shabnam
    Ying, Victor A.
    Nguyen, Quan M.
    Emer, Joel S.
    Sanchez, Daniel
    56TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO 2023, 2023, : 153 - 166
  • [16] Hardware-software co-design of inspection robot system
    Bi F.
    Zhou G.
    Zhang C.
    Ji S.
    Peng L.
    Yan R.
    Zhongguo Shiyou Daxue Xuebao (Ziran Kexue Ban)/Journal of China University of Petroleum (Edition of Natural Science), 2024, 48 (03): : 180 - 187
  • [17] Hardware-Software Co-Design for Brain-Computer Interfaces
    Karageorgos, Ioannis
    Sriram, Karthik
    Vesely, Jan
    Wu, Michael
    Powell, Marc
    Borton, David
    Manohar, Rajit
    Bhattacharjee, Abhishek
    2020 ACM/IEEE 47TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2020), 2020, : 391 - 404
  • [18] Hardware-Software Co-design Approach for Deep Learning Inference
    Paul, Debdeep
    Singh, Jawar
    Mathew, Jimson
    2019 7TH INTERNATIONAL CONFERENCE ON SMART COMPUTING & COMMUNICATIONS (ICSCC), 2019, : 118 - 122
  • [19] Hardware-Software Co-Design for Face Recognition on FPGA SoCs
    Wang, Hao
    Cao, Shan
    Xu, Shugong
    Zhang, Shunqing
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [20] Hardware-Software Co-design for Side-Channel Protected Neural Network Inference
    Dubey, Anuj
    Cammarota, Rosario
    Varna, Avinash
    Kumar, Raghavan
    Aysu, Aydin
    2023 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST, HOST, 2023, : 155 - 166