Hardware-Software Co-Design for Brain-Computer Interfaces

被引:13
|
作者
Karageorgos, Ioannis [1 ]
Sriram, Karthik [2 ]
Vesely, Jan [2 ]
Wu, Michael [2 ]
Powell, Marc [3 ]
Borton, David [3 ]
Manohar, Rajit [1 ]
Bhattacharjee, Abhishek [2 ]
机构
[1] Yale Univ, Dept Elect Engn Arts & Sci, New Haven, CT 06520 USA
[2] Yale Univ, Dept Comp Sci Arts & Sci, New Haven, CT USA
[3] Brown Univ, Carney Inst Brain Sci, Sch Engn, Providence, RI 02912 USA
基金
美国国家科学基金会;
关键词
EPILEPSY; PREDICTION; STIMULATION; SYSTEM; EEG;
D O I
10.1109/ISCA45697.2020.00041
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Brain-computer interfaces (BCIs) offer avenues to treat neurological disorders, shed light on brain function, and interface the brain with the digital world. Their wider adoption rests, however, on achieving adequate real-time performance, meeting stringent power constraints, and adhering to FDA-mandated safety requirements for chronic implantation. BCIs have, to date, been designed as custom ASICs for specific diseases or for specific tasks in specific brain regions. General-purpose architectures that can be used to treat multiple diseases and enable various computational tasks are needed for wider BCI adoption, but the conventional wisdom is that such systems cannot meet necessary performance and power constraints. We present HALO (Hardware Architecture for LOw-power BCIs), a general-purpose architecture for implantable BCIs. HALO enables tasks such as treatment of disorders (e.g., epilepsy, movement disorders), and records/processes data for studies that advance our understanding of the brain. We use electrophysiological data from the motor cortex of a non-human primate to determine how to decompose HALO's computational capabilities into hardware building blocks. We simplify, prune, and share these building blocks to judiciously use available hardware resources while enabling many modes of brain-computer interaction. The result is a configurable heterogeneous array of hardware processing elements (PEs). The PEs are configured by a low-power RISC-V micro-controller into signal processing pipelines that meet the target performance and power constraints necessary to deploy HALO widely and safely.
引用
收藏
页码:391 / 404
页数:14
相关论文
共 50 条
  • [1] HALO: A Hardware-Software Co-Designed Processor for Brain-Computer Interfaces
    Sriram, Karthik
    Karageorgos, Ioannis
    Wen, Xiayuan
    Vesely, Jan
    Lindsay, Nick
    Wu, Michael
    Khazan, Lenny
    Pothukuchi, Raghavendra Pradyumna
    Manohar, Rajit
    Bhattacharjee, Abhishek
    IEEE MICRO, 2023, 43 (03) : 64 - 72
  • [2] Versatile implementation of a hardware-software architecture for development and testing of brain-computer interfaces
    Martinez-Ledezma, Jorge Antonio
    Barron-Zambrano, Jose Hugo
    Diaz-Manriquez, Alan
    Elizondo-Leal, Juan Carlos
    Saldivar-Alonso, Vicente Paul
    Rostro-Gonzalez, Horacio
    INTERNATIONAL JOURNAL OF ADVANCED ROBOTIC SYSTEMS, 2020, 17 (06)
  • [3] AES Hardware-Software Co-Design in WSN
    Otero, Carlos Tadeo Ortega
    Tse, Jonathan
    Manohar, Rajit
    21ST IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC 2015), 2015, : 85 - 92
  • [4] Hardware-Software Co-Design for Decimal Multiplication
    Mian, Riaz-ul-haque
    Shintani, Michihiro
    Inoue, Michiko
    COMPUTERS, 2021, 10 (02) : 1 - 19
  • [5] Hardware-Software Co-Design of AES on FPGA
    Baskaran, Saambhavi
    Rajalakshmi, Pachamuthu
    PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI'12), 2012, : 1118 - 1122
  • [6] HARDWARE-SOFTWARE CO-DESIGN OF EMBEDDED SYSTEMS
    WOLF, WH
    PROCEEDINGS OF THE IEEE, 1994, 82 (07) : 967 - 989
  • [7] Advances in Wearable Brain-Computer Interfaces From an Algorithm-Hardware Co-Design Perspective
    Byun, Wooseok
    Je, Minkyu
    Kim, Ji-Hoon
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (07) : 3071 - 3077
  • [8] Hardware-Software Co-Design Based Obfuscation of Hardware Accelerators
    Chakraborty, Abhishek
    Srivastava, Ankur
    2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 549 - 554
  • [9] Hardware-software co-design of a fingerprint matcher on card
    Fons, Mariano
    Fons, Francisco
    Canto, Enrique
    Lopez, Mariano
    2006 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY, 2006, : 113 - 118
  • [10] Hardware-software co-design of an iris recognition algorithm
    Lopez, M.
    Daugman, J.
    Canto, E.
    IET INFORMATION SECURITY, 2011, 5 (01) : 60 - 68