Hardware-Software Co-Design for Brain-Computer Interfaces

被引:13
|
作者
Karageorgos, Ioannis [1 ]
Sriram, Karthik [2 ]
Vesely, Jan [2 ]
Wu, Michael [2 ]
Powell, Marc [3 ]
Borton, David [3 ]
Manohar, Rajit [1 ]
Bhattacharjee, Abhishek [2 ]
机构
[1] Yale Univ, Dept Elect Engn Arts & Sci, New Haven, CT 06520 USA
[2] Yale Univ, Dept Comp Sci Arts & Sci, New Haven, CT USA
[3] Brown Univ, Carney Inst Brain Sci, Sch Engn, Providence, RI 02912 USA
基金
美国国家科学基金会;
关键词
EPILEPSY; PREDICTION; STIMULATION; SYSTEM; EEG;
D O I
10.1109/ISCA45697.2020.00041
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Brain-computer interfaces (BCIs) offer avenues to treat neurological disorders, shed light on brain function, and interface the brain with the digital world. Their wider adoption rests, however, on achieving adequate real-time performance, meeting stringent power constraints, and adhering to FDA-mandated safety requirements for chronic implantation. BCIs have, to date, been designed as custom ASICs for specific diseases or for specific tasks in specific brain regions. General-purpose architectures that can be used to treat multiple diseases and enable various computational tasks are needed for wider BCI adoption, but the conventional wisdom is that such systems cannot meet necessary performance and power constraints. We present HALO (Hardware Architecture for LOw-power BCIs), a general-purpose architecture for implantable BCIs. HALO enables tasks such as treatment of disorders (e.g., epilepsy, movement disorders), and records/processes data for studies that advance our understanding of the brain. We use electrophysiological data from the motor cortex of a non-human primate to determine how to decompose HALO's computational capabilities into hardware building blocks. We simplify, prune, and share these building blocks to judiciously use available hardware resources while enabling many modes of brain-computer interaction. The result is a configurable heterogeneous array of hardware processing elements (PEs). The PEs are configured by a low-power RISC-V micro-controller into signal processing pipelines that meet the target performance and power constraints necessary to deploy HALO widely and safely.
引用
收藏
页码:391 / 404
页数:14
相关论文
共 50 条
  • [41] A Hardware-Software Co-design for Efficient Intra-Enclave Isolation
    Gu, Jinyu
    Zhu, Bojun
    Li, Mingyu
    Li, Wentai
    Xia, Yubin
    Chen, Haibo
    PROCEEDINGS OF THE 31ST USENIX SECURITY SYMPOSIUM, 2022, : 3129 - 3145
  • [42] Hardware-Software Co-Design for Content-Based Sparse Attention
    Tang, Rui
    Zhang, Xiaoyu
    Liu, Rui
    Luo, Zhejian
    Chen, Xiaoming
    Han, Yinhe
    2023 IEEE 41ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD, 2023, : 415 - 418
  • [43] Automotive electronics - A major application field for hardware-software co-design
    Chiodo, M
    HARDWARE/SOFTWARE CO-DESIGN, 1996, 310 : 295 - 310
  • [44] Hardware-Software Co-Design for On-Chip Learning in AI Systems
    Varshika, M. L.
    Mishra, Abhishek Kumar
    Kandasamy, Nagarajan
    Das, Anup
    2023 28TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC, 2023, : 624 - 631
  • [45] Hardware-Software Co-Design of an Image Feature Extraction and Matching Algorithm
    Chien, Chiang-Heng
    Chien, Chiang-Ju
    Hsu, Chen-Chien
    2019 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT AUTONOMOUS SYSTEMS (ICOIAS 2019), 2019, : 37 - 41
  • [46] Hardware-software co-design: Tools for architecting systems-on-a-chip
    Gupta, RK
    PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 285 - 289
  • [47] Hardware-Software Co-Design: A Practical Course for Future Embedded Engineers
    Bartik, Matej
    Pichlova, Dominika
    Kubatova, Hana
    2016 5TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2016, : 347 - 350
  • [48] Hardware-Software Co-Design of BIKE with HLS-Generated Accelerators
    Montanaro, Gabriele
    Galimberti, Andrea
    Colizzi, Ernesto
    Zoni, Davide
    2022 29TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (IEEE ICECS 2022), 2022,
  • [49] HMMSim: A Simulator for Hardware-Software Co-Design of Hybrid Main Memory
    Bock, Santiago
    Childers, Bruce R.
    Melhem, Rami
    Mosse, Daniel
    2015 IEEE NON-VOLATILE MEMORY SYSTEMS AND APPLICATIONS SYMPOSIUM (NVMSA), 2015,
  • [50] Towards neuromorphic brain-computer interfaces: Model and circuit Co-design of the spiking EEGNet
    Feng, Lichen
    Shan, Hongwei
    Fan, Zhouhua
    Zhang, Yueqi
    Yang, Liying
    Zhu, Zhangming
    MICROELECTRONICS JOURNAL, 2023, 137