Hardware-Software Co-Design for Brain-Computer Interfaces

被引:13
|
作者
Karageorgos, Ioannis [1 ]
Sriram, Karthik [2 ]
Vesely, Jan [2 ]
Wu, Michael [2 ]
Powell, Marc [3 ]
Borton, David [3 ]
Manohar, Rajit [1 ]
Bhattacharjee, Abhishek [2 ]
机构
[1] Yale Univ, Dept Elect Engn Arts & Sci, New Haven, CT 06520 USA
[2] Yale Univ, Dept Comp Sci Arts & Sci, New Haven, CT USA
[3] Brown Univ, Carney Inst Brain Sci, Sch Engn, Providence, RI 02912 USA
基金
美国国家科学基金会;
关键词
EPILEPSY; PREDICTION; STIMULATION; SYSTEM; EEG;
D O I
10.1109/ISCA45697.2020.00041
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Brain-computer interfaces (BCIs) offer avenues to treat neurological disorders, shed light on brain function, and interface the brain with the digital world. Their wider adoption rests, however, on achieving adequate real-time performance, meeting stringent power constraints, and adhering to FDA-mandated safety requirements for chronic implantation. BCIs have, to date, been designed as custom ASICs for specific diseases or for specific tasks in specific brain regions. General-purpose architectures that can be used to treat multiple diseases and enable various computational tasks are needed for wider BCI adoption, but the conventional wisdom is that such systems cannot meet necessary performance and power constraints. We present HALO (Hardware Architecture for LOw-power BCIs), a general-purpose architecture for implantable BCIs. HALO enables tasks such as treatment of disorders (e.g., epilepsy, movement disorders), and records/processes data for studies that advance our understanding of the brain. We use electrophysiological data from the motor cortex of a non-human primate to determine how to decompose HALO's computational capabilities into hardware building blocks. We simplify, prune, and share these building blocks to judiciously use available hardware resources while enabling many modes of brain-computer interaction. The result is a configurable heterogeneous array of hardware processing elements (PEs). The PEs are configured by a low-power RISC-V micro-controller into signal processing pipelines that meet the target performance and power constraints necessary to deploy HALO widely and safely.
引用
收藏
页码:391 / 404
页数:14
相关论文
共 50 条
  • [21] Hardware-software co-design of resource constrained systems on a chip
    Thepayasuwan, N
    Doboli, A
    24TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS WORKSHOPS, PROCEEDINGS, 2004, : 818 - 823
  • [22] Speed optimization of AES algorithm with Hardware-Software Co-design
    Dixit, Preeti
    Zalke, Jitendra
    Admane, Sharmik
    2017 2ND INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2017, : 793 - 798
  • [23] Hardware-software co-design of an automatic fingerprint acquisition system
    Fons, M
    Fons, F
    Canyellas, N
    Cantó, E
    López, M
    ISIE 2005: Proceedings of the IEEE International Symposium on Industrial Electronics 2005, Vols 1- 4, 2005, : 1123 - 1128
  • [24] APPROXIMATE COMPUTING: Unlocking Efficiency with Hardware-Software Co-Design
    Ceze, Luis
    Sampson, Adrian
    GETMOBILE-MOBILE COMPUTING & COMMUNICATIONS REVIEW, 2016, 20 (03) : 12 - 16
  • [25] Hardware-Software Co-design for BLDC Motor Speed Controller Design
    Alecsa, Bogdan
    Onea, Alexandru
    ADVANCED MATERIALS RESEARCH II, PTS 1 AND 2, 2012, 463-464 : 1256 - +
  • [26] HAAC: A Hardware-Software Co-Design to Accelerate Garbled Circuits
    Mo, Jianqiao
    Gopinath, Jayanth
    Reagen, Brandon
    PROCEEDINGS OF THE 2023 THE 50TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, ISCA 2023, 2023, : 128 - 140
  • [27] A Novel Hardware-Software Co-Design and Implementation of the HOG Algorithm
    Ghaffari, Sina
    Soleimani, Parastoo
    Li, Kin Fun
    Capson, David W.
    SENSORS, 2020, 20 (19) : 1 - 21
  • [28] Hardware-software co-design of a fingerprint image enhancement algorithm
    Lopez, Mariano
    Canto, Enrique
    Fons, Mariano
    IECON 2006 - 32ND ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS, VOLS 1-11, 2006, : 3655 - +
  • [29] Hardware-Software Co-design to Accelerate Neural Network Applications
    Imani, Mohsen
    Garcia, Ricardo
    Gupta, Saransh
    Rosing, Tajana
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2019, 15 (02)
  • [30] System level memory optimization for hardware-software co-design
    Danckaert, K
    Catthoor, F
    DeMan, H
    PROCEEDINGS OF THE FIFTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES/CASHE '97), 1997, : 55 - 59