NeRF-PIM: PIM Hardware-Software Co-Design of Neural Rendering Networks

被引:0
|
作者
Heo, Jaeyoung [1 ]
Yoo, Sungjoo [2 ]
机构
[1] Seoul Natl Univ, Interdisciplinary Program Artificial Intelligence, Seoul 08826, South Korea
[2] Seoul Natl Univ, Dept Comp Sci & Engn, Seoul 08826, South Korea
关键词
Interpolation; Memory management; Layout; Bandwidth; Neural radiance field; Rendering (computer graphics); Software; Hardware; Computational efficiency; Optimization; Accelerator; hardware/software co-design; neural radiance fields (NeRFs); processing in memory; voxel grid;
D O I
10.1109/TCAD.2024.3443712
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Neural radiance field (NeRF) has emerged as a state-of-the-art technique, offering unprecedented realism in rendering. Despite its advancements, the adoption of NeRF is constrained by high computational cost, leading to slow rendering speed. Voxel-based optimization of NeRF addresses this by reducing the computational cost, but it introduces substantial memory overheads. To address this problem, we propose NeRF-PIM, a hardware-software co-design approach. In order to address the problem of the memory accesses to the large model (of the voxel grid) with poor locality and low compute density, we propose exploiting processing-in-memory (PIM) together with PIM-aware software optimizations in terms of the data layout, redundancy removal, and computation reuse. Our PIM hardware aims to accelerate the trilinear interpolation and dot product operations. Specifically, to address the low utilization of internal bandwidth due to the random accesses to the voxels, we propose a data layout that judiciously exploits the characteristics of the interpolation operation on the voxel grid, which helps remove bank conflicts in voxel accesses and also improves the efficiency of PIM command issue by exploiting the all-bank mode in the existing PIM device. As PIM-aware software optimizations, we also propose occupancy-grid-aware pruning and one-voxel two-sampling (1V2S) methods, which contribute to compute the efficiency improvement (by avoiding the redundant computation on the empty space) and memory traffic reduction (by reusing the per-voxel dot product results). We conduct experiments using an actual baseline HBM-PIM device. Our NeRF-PIM demonstrates a speedup of 7.4 and 5.0x compared to the baseline on the two datasets, Synthetic-NeRF and Tanks and Temples, respectively.
引用
收藏
页码:3900 / 3912
页数:13
相关论文
共 50 条
  • [41] Hardware-software co-design in practice: A case study in image processing
    Joost, Ralf
    Salomon, Ralf
    IECON 2006 - 32ND ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS, VOLS 1-11, 2006, : 4034 - +
  • [42] Hardware-Software Co-Design of an In-Memory Transformer Network Accelerator
    Laguna, Ann Franchesca
    Sharifi, Mohammed Mehdi
    Kazemi, Arman
    Yin, Xunzhao
    Niemier, Michael
    Hu, X. Sharon
    FRONTIERS IN ELECTRONICS, 2022, 3
  • [43] CTA: Hardware-Software Co-design for Compressed Token Attention Mechanism
    Wang, Haoran
    Xu, Haobo
    Wang, Ying
    Han, Yinhe
    2023 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, HPCA, 2023, : 429 - 441
  • [44] Coding and cryptography for resource constrained wireless sensor networks: A hardware-software co-design approach
    Popovici, Emanuel M.
    2006 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, 2007, : 19 - +
  • [45] An analytical method for reliability analysis of hardware-software co-design system
    Zeng, Yanhao
    Xing, Liudong
    Zhang, Qun
    Jia, Xujie
    QUALITY AND RELIABILITY ENGINEERING INTERNATIONAL, 2019, 35 (01) : 165 - 178
  • [46] Innovations and applications of operating system security with a hardware-software co-design
    Gu, Jinyu
    Hua, Zhichao
    Li, Mingyu
    Chen, Haibo
    CHINESE SCIENCE BULLETIN-CHINESE, 2022, 67 (32): : 3861 - 3871
  • [47] A Hardware-Software Co-design for Efficient Intra-Enclave Isolation
    Gu, Jinyu
    Zhu, Bojun
    Li, Mingyu
    Li, Wentai
    Xia, Yubin
    Chen, Haibo
    PROCEEDINGS OF THE 31ST USENIX SECURITY SYMPOSIUM, 2022, : 3129 - 3145
  • [48] Hardware-Software Co-Design for Content-Based Sparse Attention
    Tang, Rui
    Zhang, Xiaoyu
    Liu, Rui
    Luo, Zhejian
    Chen, Xiaoming
    Han, Yinhe
    2023 IEEE 41ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD, 2023, : 415 - 418
  • [49] Automotive electronics - A major application field for hardware-software co-design
    Chiodo, M
    HARDWARE/SOFTWARE CO-DESIGN, 1996, 310 : 295 - 310
  • [50] Hardware-Software Co-Design for On-Chip Learning in AI Systems
    Varshika, M. L.
    Mishra, Abhishek Kumar
    Kandasamy, Nagarajan
    Das, Anup
    2023 28TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC, 2023, : 624 - 631