NeRF-PIM: PIM Hardware-Software Co-Design of Neural Rendering Networks

被引:0
|
作者
Heo, Jaeyoung [1 ]
Yoo, Sungjoo [2 ]
机构
[1] Seoul Natl Univ, Interdisciplinary Program Artificial Intelligence, Seoul 08826, South Korea
[2] Seoul Natl Univ, Dept Comp Sci & Engn, Seoul 08826, South Korea
关键词
Interpolation; Memory management; Layout; Bandwidth; Neural radiance field; Rendering (computer graphics); Software; Hardware; Computational efficiency; Optimization; Accelerator; hardware/software co-design; neural radiance fields (NeRFs); processing in memory; voxel grid;
D O I
10.1109/TCAD.2024.3443712
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Neural radiance field (NeRF) has emerged as a state-of-the-art technique, offering unprecedented realism in rendering. Despite its advancements, the adoption of NeRF is constrained by high computational cost, leading to slow rendering speed. Voxel-based optimization of NeRF addresses this by reducing the computational cost, but it introduces substantial memory overheads. To address this problem, we propose NeRF-PIM, a hardware-software co-design approach. In order to address the problem of the memory accesses to the large model (of the voxel grid) with poor locality and low compute density, we propose exploiting processing-in-memory (PIM) together with PIM-aware software optimizations in terms of the data layout, redundancy removal, and computation reuse. Our PIM hardware aims to accelerate the trilinear interpolation and dot product operations. Specifically, to address the low utilization of internal bandwidth due to the random accesses to the voxels, we propose a data layout that judiciously exploits the characteristics of the interpolation operation on the voxel grid, which helps remove bank conflicts in voxel accesses and also improves the efficiency of PIM command issue by exploiting the all-bank mode in the existing PIM device. As PIM-aware software optimizations, we also propose occupancy-grid-aware pruning and one-voxel two-sampling (1V2S) methods, which contribute to compute the efficiency improvement (by avoiding the redundant computation on the empty space) and memory traffic reduction (by reusing the per-voxel dot product results). We conduct experiments using an actual baseline HBM-PIM device. Our NeRF-PIM demonstrates a speedup of 7.4 and 5.0x compared to the baseline on the two datasets, Synthetic-NeRF and Tanks and Temples, respectively.
引用
收藏
页码:3900 / 3912
页数:13
相关论文
共 50 条
  • [31] Hardware-software co-design of a fingerprint image enhancement algorithm
    Lopez, Mariano
    Canto, Enrique
    Fons, Mariano
    IECON 2006 - 32ND ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS, VOLS 1-11, 2006, : 3655 - +
  • [32] System level memory optimization for hardware-software co-design
    Danckaert, K
    Catthoor, F
    DeMan, H
    PROCEEDINGS OF THE FIFTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES/CASHE '97), 1997, : 55 - 59
  • [33] Hardware-Software Co-design for Heterogeneous Multiprocessor Sensor Nodes
    Zhang, Jingyao
    Iyer, Srikrishna
    Zheng, Xiangwei
    Schaumont, Patrick
    Yang, Yaling
    2014 IEEE GLOBAL COMMUNICATIONS CONFERENCE (GLOBECOM 2014), 2014, : 20 - 25
  • [34] LACC:a hardware and software co-design accelerator for deep neural networks
    于涌
    Zhi Tian
    Zhou Shengyuan
    HighTechnologyLetters, 2021, 27 (01) : 62 - 67
  • [35] Software/Hardware Co-Design Optimization for Sparse Convolutional Neural Networks
    Hu, Wei
    Dong, Yong
    Liu, Fang
    Jiao, Qiang
    2021 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC), 2021, : 2069 - 2074
  • [36] LACC: a hardware and software co-design accelerator for deep neural networks
    Yu Y.
    Zhi T.
    Zhou S.
    High Technology Letters, 2021, 27 (01) : 62 - 67
  • [37] Real-time multi-task diffractive deep neural networks via hardware-software co-design
    Li, Yingjie
    Chen, Ruiyang
    Sensale-Rodriguez, Berardi
    Gao, Weilu
    Yu, Cunxi
    SCIENTIFIC REPORTS, 2021, 11 (01)
  • [38] Real-time multi-task diffractive deep neural networks via hardware-software co-design
    Yingjie Li
    Ruiyang Chen
    Berardi Sensale-Rodriguez
    Weilu Gao
    Cunxi Yu
    Scientific Reports, 11
  • [39] Co-Z ECC scalar multiplications for hardware, software and hardware-software co-design on embedded systems
    Baldwin, Brian
    Goundar, Raveen R.
    Hamilton, Mark
    Marnane, William P.
    JOURNAL OF CRYPTOGRAPHIC ENGINEERING, 2012, 2 (04) : 221 - 240
  • [40] Computational Imaging and Display - Hardware-Software Co-design for Imaging Devices
    Heidrich, Wolfgang
    COMPUTER GRAPHICS FORUM, 2015, 34 (02) : XXI - XXI