NeRF-PIM: PIM Hardware-Software Co-Design of Neural Rendering Networks

被引:0
|
作者
Heo, Jaeyoung [1 ]
Yoo, Sungjoo [2 ]
机构
[1] Seoul Natl Univ, Interdisciplinary Program Artificial Intelligence, Seoul 08826, South Korea
[2] Seoul Natl Univ, Dept Comp Sci & Engn, Seoul 08826, South Korea
关键词
Interpolation; Memory management; Layout; Bandwidth; Neural radiance field; Rendering (computer graphics); Software; Hardware; Computational efficiency; Optimization; Accelerator; hardware/software co-design; neural radiance fields (NeRFs); processing in memory; voxel grid;
D O I
10.1109/TCAD.2024.3443712
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Neural radiance field (NeRF) has emerged as a state-of-the-art technique, offering unprecedented realism in rendering. Despite its advancements, the adoption of NeRF is constrained by high computational cost, leading to slow rendering speed. Voxel-based optimization of NeRF addresses this by reducing the computational cost, but it introduces substantial memory overheads. To address this problem, we propose NeRF-PIM, a hardware-software co-design approach. In order to address the problem of the memory accesses to the large model (of the voxel grid) with poor locality and low compute density, we propose exploiting processing-in-memory (PIM) together with PIM-aware software optimizations in terms of the data layout, redundancy removal, and computation reuse. Our PIM hardware aims to accelerate the trilinear interpolation and dot product operations. Specifically, to address the low utilization of internal bandwidth due to the random accesses to the voxels, we propose a data layout that judiciously exploits the characteristics of the interpolation operation on the voxel grid, which helps remove bank conflicts in voxel accesses and also improves the efficiency of PIM command issue by exploiting the all-bank mode in the existing PIM device. As PIM-aware software optimizations, we also propose occupancy-grid-aware pruning and one-voxel two-sampling (1V2S) methods, which contribute to compute the efficiency improvement (by avoiding the redundant computation on the empty space) and memory traffic reduction (by reusing the per-voxel dot product results). We conduct experiments using an actual baseline HBM-PIM device. Our NeRF-PIM demonstrates a speedup of 7.4 and 5.0x compared to the baseline on the two datasets, Synthetic-NeRF and Tanks and Temples, respectively.
引用
收藏
页码:3900 / 3912
页数:13
相关论文
共 50 条
  • [21] HSCoNAS: Hardware-Software Co-Design of Efficient DNNs via Neural Architecture Search
    Luo, Xiangzhong
    Liu, Di
    Huai, Shuo
    Liu, Weichen
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 418 - 421
  • [22] A novel hardware-software co-design for automatic white balance
    Chen, Chin-Hsing
    Tan, Sun-Yen
    Huang, Wen-Tzeng
    LECTURE NOTES IN SIGNAL SCIENCE, INTERNET AND EDUCATION (SSIP'07/MIV'07/DIWEB'07), 2007, : 203 - +
  • [23] Enclavisor: A Hardware-Software Co-Design for Enclaves on Untrusted Cloud
    Gu, Jinyu
    Wu, Xinyue
    Zhu, Bojun
    Xia, Yubin
    Zang, Binyu
    Guan, Haibing
    Chen, Haibo
    IEEE TRANSACTIONS ON COMPUTERS, 2021, 70 (10) : 1598 - 1611
  • [24] Hardware-software co-design of resource constrained systems on a chip
    Thepayasuwan, N
    Doboli, A
    24TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS WORKSHOPS, PROCEEDINGS, 2004, : 818 - 823
  • [25] Speed optimization of AES algorithm with Hardware-Software Co-design
    Dixit, Preeti
    Zalke, Jitendra
    Admane, Sharmik
    2017 2ND INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2017, : 793 - 798
  • [26] Hardware-software co-design of an automatic fingerprint acquisition system
    Fons, M
    Fons, F
    Canyellas, N
    Cantó, E
    López, M
    ISIE 2005: Proceedings of the IEEE International Symposium on Industrial Electronics 2005, Vols 1- 4, 2005, : 1123 - 1128
  • [27] APPROXIMATE COMPUTING: Unlocking Efficiency with Hardware-Software Co-Design
    Ceze, Luis
    Sampson, Adrian
    GETMOBILE-MOBILE COMPUTING & COMMUNICATIONS REVIEW, 2016, 20 (03) : 12 - 16
  • [28] Hardware-Software Co-design for BLDC Motor Speed Controller Design
    Alecsa, Bogdan
    Onea, Alexandru
    ADVANCED MATERIALS RESEARCH II, PTS 1 AND 2, 2012, 463-464 : 1256 - +
  • [29] HAAC: A Hardware-Software Co-Design to Accelerate Garbled Circuits
    Mo, Jianqiao
    Gopinath, Jayanth
    Reagen, Brandon
    PROCEEDINGS OF THE 2023 THE 50TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, ISCA 2023, 2023, : 128 - 140
  • [30] A Novel Hardware-Software Co-Design and Implementation of the HOG Algorithm
    Ghaffari, Sina
    Soleimani, Parastoo
    Li, Kin Fun
    Capson, David W.
    SENSORS, 2020, 20 (19) : 1 - 21