A 0.8-MU-M CMOS TECHNOLOGY FOR HIGH-PERFORMANCE ASIC MEMORY AND CHANNELLESS GATE ARRAY

被引：0
|
作者：
LIOU, FT
HAN, YP
BRYANT, FR
ZAMANIAN, M
机构：
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1989年 / 24卷 / 02期
关键词：
D O I：
10.1109/4.18598
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：380 / 387
页数：8
相关论文
共 50 条
  • [11] A high-performance 0.08 mu m CMOS
    Su, L
    Subbanna, S
    Crabbe, E
    Agnello, P
    Nowak, E
    Schulz, R
    Rauch, S
    Ng, H
    Newman, T
    Ray, A
    Hargrove, M
    Acovic, A
    Snare, J
    Crowder, S
    Chen, B
    Sun, J
    Davari, B
    1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, : 12 - 13
  • [12] A HIGH-PERFORMANCE 0.25-MU-M CMOS TECHNOLOGY .2. TECHNOLOGY
    DAVARI, B
    CHANG, WH
    PETRILLO, KE
    WONG, CY
    MOY, D
    TAUR, Y
    WORDEMAN, MR
    SUN, JYC
    HSU, CCH
    POLCARI, MR
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (04) : 967 - 975
  • [13] 0.5-MU-M 2M-TRANSISTOR BIPNMOS CHANNELLESS GATE ARRAY
    HARA, H
    SAKURAI, T
    NODA, M
    NAGAMATSU, T
    SETA, K
    MOMOSE, H
    NIITSU, Y
    MIYAKAWA, H
    WATANABE, Y
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (11) : 1615 - 1620
  • [14] DEVICE CHARACTERIZATION OF A HIGH-PERFORMANCE 0.25-MU-M CMOS TECHNOLOGY
    WOERLEE, PH
    JUFFERMANS, CAH
    LIFKA, H
    MANDERS, WH
    POMP, HG
    PAULZEN, GM
    WALKER, AJ
    WOLTJER, R
    MICROELECTRONIC ENGINEERING, 1992, 19 (1-4) : 21 - 24
  • [15] A 200-MHZ QUADRATURE DIGITAL SYNTHESIZER MIXER IN 0.8-MU-M CMOS
    TAN, LK
    SAMUELI, H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (03) : 193 - 200
  • [16] A TRIPLE DIFFUSED APPROACH FOR HIGH-PERFORMANCE 0.8 MU-M BICMOS TECHNOLOGY
    AHMED, SS
    ASAKAWA, WW
    BOHR, MT
    CHAMBERS, SS
    DEETER, T
    DENHAM, M
    GREASON, JK
    HOLT, WW
    TAYLOR, RR
    YOUNG, I
    SOLID STATE TECHNOLOGY, 1992, 35 (10) : 33 - &
  • [17] A 100-MHZ 64-TAP FIR DIGITAL-FILTER IN 0.8-MU-M BICMOS GATE ARRAY
    YOSHINO, T
    JAIN, R
    YANG, PT
    DAVIS, H
    GASS, W
    SHAH, AH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (06) : 1494 - 1501
  • [18] A MASTER CHIP DESIGN OF 0.5-MU MIXED BICMOS CMOS CHANNELLESS GATE ARRAY FAMILY
    NISHIO, Y
    OKA, N
    TAKAHASHI, S
    SHIBATA, M
    IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (11): : 3749 - 3756
  • [19] THE CMOS GATE FOREST - AN EFFICIENT AND FLEXIBLE HIGH-PERFORMANCE ASIC DESIGN ENVIRONMENT
    BEUNDER, MA
    KERNHOF, JP
    HOEFFLINGER, B
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (02) : 387 - 399
  • [20] HIGH-PERFORMANCE TEST-GENERATION FOR ACCURATE DEFECT MODELS IN CMOS GATE ARRAY TECHNOLOGY
    SUCAR, H
    CHANDRA, SJ
    WHARTON, DJ
    1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1989, : 166 - 169
12345