A 0.8-MU-M CMOS TECHNOLOGY FOR HIGH-PERFORMANCE ASIC MEMORY AND CHANNELLESS GATE ARRAY

被引：0
|
作者：
LIOU, FT
HAN, YP
BRYANT, FR
ZAMANIAN, M
机构：
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1989年 / 24卷 / 02期
关键词：
D O I：
10.1109/4.18598
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：380 / 387
页数：8
相关论文
共 50 条
  • [21] A manufacturable 0.30 mu M gate CMOS technology for high speed microprocessors
    Appel, A
    Crank, S
    Kim, Y
    Scharrer, C
    Strong, B
    Yao, M
    Tigelaar, H
    Melanson, R
    1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, : 220 - 221
  • [22] 0.25 mu m CMOS/SIMOX gate array LSI
    Ino, M
    Sawada, H
    Nishimura, K
    Urano, M
    Suto, H
    Date, S
    Ishihara, T
    Takeda, T
    Kado, Y
    Inokawa, H
    Tsuchiya, T
    Sakakibara, Y
    Arita, Y
    Izumi, K
    Takeya, K
    Sakai, T
    1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 86 - 87
  • [23] 0.5 MU-M CMOS GATE ARRAY WITH CROSSCHECK
    NAKAJIMA, K
    OHUCHI, K
    WATANABE, T
    TAKAGI, N
    KONDOU, K
    NEC RESEARCH & DEVELOPMENT, 1993, 34 (03): : 320 - 328
  • [24] HIGH-PERFORMANCE SUBQUARTER-MICROMETER GATE CMOS TECHNOLOGY
    OKAZAKI, Y
    KOBAYASHI, T
    MIYAKE, M
    MATSUDA, T
    SAKUMA, K
    KAWAI, Y
    TAKAHASHI, M
    KANISAWA, K
    IEEE ELECTRON DEVICE LETTERS, 1990, 11 (04) : 134 - 136
  • [25] A HIGH-PERFORMANCE 0.25-MU-M CMOS TECHNOLOGY .1. DESIGN AND CHARACTERIZATION
    CHANG, WH
    DAVARI, B
    WORDEMAN, MR
    TAUR, Y
    HSU, CCH
    RODRIGUEZ, MD
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (04) : 959 - 966
  • [26] 0.18 mu m CMOS technology for high-performance, low-power, and RF applications
    Holloway, TC
    Dixit, GA
    Grider, DT
    Ashburn, SP
    Aggarwal, R
    Shih, A
    Zhang, X
    Misium, G
    Esquivel, AL
    Jain, M
    Madan, S
    Breedijk, T
    Singh, A
    Thakar, G
    Shinn, G
    Riemenschneider, B
    OBrien, S
    Frystak, D
    Kittl, J
    Amerasekera, A
    Aur, S
    Nicollian, P
    Aldrich, D
    Eklund, B
    Appel, A
    Bowles, C
    Parrill, T
    1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 13 - 14
  • [27] HIGH-REFLECTIVITY GESI/SI ASYMMETRIC BRAGG REFLECTOR AT 0.8-MU-M
    MURTAZA, S
    CAMPBELL, J
    BEAN, JC
    PETICOLAS, LJ
    ELECTRONICS LETTERS, 1994, 30 (04) : 315 - 316
  • [28] High performance 0.15 mu m single gate Co salicide CMOS
    Yoshitomi, T
    Ohguro, T
    Saito, M
    Ono, M
    Morifuji, E
    Momose, HS
    Iwai, H
    1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, : 34 - 35
  • [29] High-performance one-dimensional MOSFET array photodetectors in the 0.8-μm standard CMOS process
    Liu, Yaxuan
    Sun, Jingye
    Tong, Ling
    Li, Yuning
    Deng, Tao
    OPTICS EXPRESS, 2022, 30 (24) : 43706 - 43717
  • [30] A 6.93-mu m(2) full CMOS SRAM cell technology for 1.8-V high-performance cache memory
    Minami, M
    Ohki, N
    Ishida, H
    Yamanaka, T
    Shimizu, A
    Ishibashi, K
    Satoh, A
    Kure, T
    Nishida, T
    Nagano, T
    IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (04) : 590 - 596
12345