A 0.8-MU-M CMOS TECHNOLOGY FOR HIGH-PERFORMANCE ASIC MEMORY AND CHANNELLESS GATE ARRAY

被引：0
|
作者：
LIOU, FT
HAN, YP
BRYANT, FR
ZAMANIAN, M
机构：
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1989年 / 24卷 / 02期
关键词：
D O I：
10.1109/4.18598
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：380 / 387
页数：8
相关论文
共 50 条
  • [41] Gate electrode engineering by control of grain growth for high performance and high reliable 0.18 mu m dual gate CMOS
    Shimizu, S
    Kuroi, T
    Sayama, H
    Furukawa, A
    Nishida, Y
    Inoue, Y
    Inuishi, M
    Nishimura, T
    1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 107 - 108
  • [42] PROCESS, FABRICATION, AND CHARACTERISTICS OF A 0.8-MU-CMOS TRIPLE-LEVEL-METAL GATE ARRAY
    MANOS, P
    SMITH, B
    CHANG, KY
    PINTCHOVSKI, F
    KLEIN, J
    TRAVIS, E
    WOO, M
    LAI, S
    DILLARD, R
    1989 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS: PROCEEDINGS OF TECHNICAL PAPERS, 1989, : 202 - 206
  • [43] A 1.9 GHz double balanced dual gate downconversion mixer in 0.8 mu m CMOS
    Sullivan, PJ
    Xavier, BA
    Ku, WH
    1997 IEEE MTT-S SYMPOSIUM ON TECHNOLOGIES FOR WIRELESS APPLICATIONS DIGEST, 1997, : 159 - 162
  • [44] HIGH-PERFORMANCE 0.5-MU-M N-MOS TECHNOLOGY WITH THIN NITRIDED OXIDE AS GATE DIELECTRIC
    DACOSTA, JC
    GUEGAN, G
    LERME, M
    REY, A
    GUERIN, M
    DALZOTTO, B
    ROUSSIN, JC
    ELECTRONICS LETTERS, 1989, 25 (17) : 1181 - 1183
  • [45] A HIGH-PERFORMANCE GAAS GATE ARRAY FAMILY
    LEE, G
    CANAGA, S
    TERRELL, B
    DEYHIMY, I
    GAAS IC SYMPOSIUM /: TECHNICAL DIGEST 1989, 1989, : 33 - 36
  • [46] A Ti salicide process for 0.10 mu m gate length CMOS technology
    Kittl, JA
    Hong, QZ
    Rodder, M
    Prinslow, DA
    Misium, GR
    1996 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1996, : 14 - 15
  • [47] Novel titanium salicide technology for 0.25 mu m dual gate CMOS
    Kotaki, H
    Nakano, M
    Kakimoto, S
    Uda, K
    Sato, Y
    SHARP TECHNICAL JOURNAL, 1995, (63): : 38 - 43
  • [48] CONTROLLING THE MODE COMPOSITION OF HIGH-POWER BURIED INGAASP/GAAS LASERS WITH A WAVELENGTH OF 0.8-MU-M
    GARBUZOV, DZ
    BORODITSKII, ML
    ILINSKAYA, ND
    LIVSHITZ, DA
    MARINSKII, DN
    RAFAILOV, EU
    SEMICONDUCTORS, 1994, 28 (02) : 191 - 194
  • [49] Investigation of high via resistance on a 0.25μm CMOS ASIC technology
    Sur, H
    Bothra, S
    Lei, A
    Hahn, J
    Brugge, HJ
    ISTFA '98: PROCEEDINGS OF THE 24TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 1998, : 273 - 278
  • [50] A 16X16 SWITCH ELEMENT FOR 1.2-GBIT/S IN 0.8-MU-M BICMOS TECHNOLOGY
    BOETTLE, D
    PREISACH, H
    WOELK, J
    ANNALES DES TELECOMMUNICATIONS-ANNALS OF TELECOMMUNICATIONS, 1993, 48 (3-4): : 160 - 165
12345