A 0.8-MU-M CMOS TECHNOLOGY FOR HIGH-PERFORMANCE ASIC MEMORY AND CHANNELLESS GATE ARRAY

被引：0
|
作者：
LIOU, FT
HAN, YP
BRYANT, FR
ZAMANIAN, M
机构：
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1989年 / 24卷 / 02期
关键词：
D O I：
10.1109/4.18598
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：380 / 387
页数：8
相关论文
共 50 条
  • [31] A high performance 0.25 mu m CMOS technology for fast SRAMs
    Hayden, JD
    McNelly, TF
    Perera, AH
    Pfiester, JR
    Subramanian, CK
    Thompson, MA
    MICROELECTRONIC DEVICE AND MULTILEVEL INTERCONNECTION TECHNOLOGY II, 1996, 2875 : 148 - 163
  • [32] A 180-MHZ 0.8-MU-M BICMOS MODULAR MEMORY FAMILY OF DRAM AND MULTIPORT SRAM
    SILBURT, AL
    PHILLIPS, RS
    GIBSON, GFR
    WOOD, SW
    BLUSCHKE, AG
    FUJIMOTO, JS
    KORNACHUK, SP
    NADEAUDOSTIE, B
    VERMA, RK
    DIEDRICH, PMJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (03) : 222 - 232
  • [33] High-performance 0.1-mu m-self-aligned-gate GaAs MESFET technology
    Nishimura, K
    Onodera, K
    Aoyama, S
    Tokumitsu, M
    Yamasaki, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1997, 44 (11) : 2113 - 2119
  • [34] A 0.8-MU-M BICMOS TECHNOLOGY FOR MIXED ANALOG-DIGITAL APPLICATIONS WITH COMPLEMENTARY BIPOLAR-TRANSISTORS
    ARNDT, J
    CONZE, P
    MICROELECTRONIC ENGINEERING, 1992, 19 (1-4) : 551 - 554
  • [35] A 10-B 40-MHZ 0.8-MU-M CMOS CURRENT-OUTPUT D/A CONVERTER
    BASTIAANSEN, CAA
    GROENEVELD, DWJ
    SCHOUWENAARS, HJ
    TERMEER, HAH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (07) : 917 - 921
  • [36] HIGH-PERFORMANCE 3.3- AND 5-V 0.5-MU-M CMOS TECHNOLOGY FOR ASICS
    KIZILYALLI, IC
    THOMA, MJ
    LYTLE, SA
    MARTIN, EP
    SINGH, R
    VITKAVAGE, SC
    BECHTOLD, PF
    KEARNEY, JW
    RAMBAUD, MM
    TWIFORD, MS
    COCHRAN, WT
    FENSTERMAKER, LR
    FREYMAN, R
    SUN, WS
    DUNCAN, A
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1995, 8 (04) : 440 - 448
  • [37] Realization of high-performance MOSFETs with gate lengths of 0.1 mu m or less
    Momose, HS
    Ono, M
    Yoshitomi, T
    Ohguro, T
    Saito, M
    Iwai, H
    Nakamura, S
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART II-ELECTRONICS, 1996, 79 (10): : 67 - 78
  • [38] HIGH-POWER BURIED INGAASP/GAAS (LAMBDA = 0.8-MU-M) LASER-DIODES
    GARBUZOV, DZ
    ANTONISHKIS, NJ
    ZHIGULIN, SN
    ILINSKAYA, ND
    KOCHERGIN, AV
    LIFSHITZ, DA
    RAFAILOV, EU
    FUKSMAN, MV
    APPLIED PHYSICS LETTERS, 1993, 62 (10) : 1062 - 1064
  • [39] A high-density 6.9 sq mu embedded SRAM cell in a high-performance 0.25 mu m-generation CMOS logic technology
    Subbanna, S
    Agnello, P
    Crabbe, E
    Schulz, R
    Wu, S
    Tallman, K
    Saccamango, MJ
    Greco, S
    McGahay, V
    Allen, AJ
    Chen, B
    Cotler, T
    Eld, E
    Lasky, J
    Ng, H
    Ray, A
    Snare, J
    Su, L
    Sunderland, D
    Sun, J
    Davari, B
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 275 - 278
  • [40] High-performance 0.07-mu m CMOS with 9.5-ps gate delay and 150 GHz f(T)
    Wann, C
    Assaderaghi, F
    Shi, LT
    Chan, K
    Cohen, S
    Hovel, H
    Jenkins, K
    Lee, Y
    Sadana, D
    Viswanathan, R
    Wind, S
    Taur, Y
    IEEE ELECTRON DEVICE LETTERS, 1997, 18 (12) : 625 - 627
12345