DETERMINING IC LAYOUT RULES FOR COST MINIMIZATION

被引:12
|
作者
RUNG, RD
机构
关键词
D O I
10.1109/JSSC.1981.1051533
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:35 / 43
页数:9
相关论文
共 50 条
  • [31] Performance of IC Layout Design Diagnostic Tool
    Chari, K. S.
    Sharma, Manoj
    2015 GLOBAL CONFERENCE ON COMMUNICATION TECHNOLOGIES (GCCT), 2015, : 328 - 333
  • [32] IC MASK LAYOUT WITH A SINGLE CONDUCTOR LAYER
    AKERS, SB
    GEYER, JM
    ROBERTS, DL
    IEEE COMPUTER GROUP NEWS, 1970, 3 (03): : 63 - &
  • [33] Measuring IC Layout Effects on Quality and Reliability
    Roesch, William J.
    Hamada, Dorothy June M.
    2008 IEEE CSIC SYMPOSIUM, 2008, : 43 - 46
  • [35] A WORKSTATION FOR CELL-BASED IC LAYOUT
    RABBIE, HM
    DAHLBERG, RW
    HINSTORFF, HL
    VLSI SYSTEMS DESIGN, 1986, 7 (06): : 70 - &
  • [36] Layout rules for graphical web documents
    Borchers, Jan
    Deussen, Oliver
    Klingert, Arnold
    Knorzer, Clemens
    Computers and Graphics (Pergamon), 1996, 20 (03): : 415 - 426
  • [37] IC LAYOUT ON A DESK-TOP COMPUTER
    BAKER, TH
    HEWLETT-PACKARD JOURNAL, 1981, 32 (06): : 20 - 21
  • [38] CONSTRAINT SOLVER FOR GENERALIZED IC LAYOUT.
    Cook, Peter W.
    IBM Journal of Research and Development, 1984, 28 (05): : 581 - 589
  • [39] SYLAM - A SYMBOLIC LAYOUT SYSTEM FOR IC MASKS
    GIAMBIASI, N
    LANDRAULT, C
    MIARA, A
    PRAVOSSOUDOVITCH, S
    COMPUTER-AIDED DESIGN, 1982, 14 (02) : 108 - 108
  • [40] Book illuminates IC layout and design for novices
    Schweber, B
    EDN, 2002, 47 (01) : 18 - 18