CONSTRAINT SOLVER FOR GENERALIZED IC LAYOUT.

被引：0
|
作者：
Cook, Peter W.
机构：
来源：
IBM Journal of Research and Development | 1984年 / 28卷 / 05期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：581 / 589
相关论文
共 50 条
  • [1] CONSTRAINT SOLVER FOR GENERALIZED IC LAYOUT
    COOK, PW
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1984, 28 (05) : 581 - 589
  • [2] Testability of IC Layout.
    Barke, Erich
    NTZ. Nachrichtentechnische Zeitschrift, 1981, 34 (11): : 758 - 766
  • [3] AUTOMATED SYNTHESIS OF IC LAYOUT.
    Rathmell, J.G.
    Journal of Electrical and Electronics Engineering, Australia, 1983, 3 (04): : 257 - 265
  • [4] 'GZP' ALGORITHM IN LAYOUT.
    Cook, P.W.
    Hsieh, H.H.
    1600, (26):
  • [5] GATE MATRIX LAYOUT.
    Wing, Omar
    Huang, Shuo
    Wang, Rui
    1600, (CAD-4):
  • [6] Implementation of an efficient constraint solver for the layout of graphs in Delaunay
    Cruz, IF
    Lambe, DI
    GRAPH DRAWING, 1998, 1547 : 436 - 437
  • [7] VIRTUAL GRID SYMBOLIC LAYOUT.
    Weste, Neil
    Proceedings - Design Automation Conference, 1981, : 225 - 233
  • [8] ISOSONIC TEMPLATES FOR PLANT LAYOUT.
    Hudec, Edward J.R.
    Kishel, Chester J.
    1975, 7 (04): : 422 - 426
  • [9] KEYBOARD CURSOR CONTROL LAYOUT.
    Williams, J.A.
    IBM technical disclosure bulletin, 1983, 26 (04): : 1967 - 1968
  • [10] PROGRESSIVE DIE WITH ECONOMICAL STRIP LAYOUT.
    Muradov, N.S.
    Kasimov, Z.A.
    Sokiryanskaya, L.S.
    Soviet electrical engineering, 1986, 57 (02):
12345