DETERMINING IC LAYOUT RULES FOR COST MINIMIZATION

被引：12
|
作者：
RUNG, RD
机构：
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1981年 / 16卷 / 01期
关键词：
D O I：
10.1109/JSSC.1981.1051533
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：35 / 43
页数：9
相关论文
共 50 条
  • [41] Analog IC layout joins the automation age
    Computer Design, 1998, 37 (11):
  • [42] SYMBOLIC LAYOUT SOFTWARE ACCELERATES IC DESIGN
    LIAO, YZ
    CHEN, NP
    GAU, T
    ELECTRONIC DESIGN, 1986, 34 (13) : 89 - &
  • [43] SYMBOLIC LAYOUT SPEEDS MOS IC DESIGN
    STENGEL, RF
    DESIGN NEWS, 1979, 35 (14) : 57 - 58
  • [44] EXPLOITING DOMAIN KNOWLEDGE IN IC CELL LAYOUT
    KIM, JH
    MCDERMOTT, J
    SIEWIOREK, DP
    IEEE DESIGN & TEST OF COMPUTERS, 1984, 1 (03): : 52 - 64
  • [45] Lossless compression algorithms for hierarchical IC layout
    Gu, Allan
    Zakhor, Avideh
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2008, 21 (02) : 285 - 296
  • [46] Estimation of the IC layout sensitivity to spot defects
    Warsaw Univ of Technology, Warszawa, Poland
    Electron Technol (Warsaw), 1 (182-190):
  • [47] Layout rules for graphical Web documents
    Borchers, J
    Deussen, O
    Klingert, A
    Knorzer, C
    COMPUTERS & GRAPHICS-UK, 1996, 20 (03): : 415 - 426
  • [48] FACTORING-BASED BEST NETWORK LAYOUT IDENTIFICATION WITH APPLICATION TO RELIABILITY-CONSTRAINED COST MINIMIZATION PROBLEM
    Xiao, Xiao
    Takahashi, Natsumi
    Enomoto, Daichi
    Yamamoto, Hisashi
    INTERNATIONAL JOURNAL OF INDUSTRIAL ENGINEERING-THEORY APPLICATIONS AND PRACTICE, 2017, 24 (04): : 392 - 409
  • [49] PARTICLE MINIMIZATION IN GASES USED IN IC FABRICATION
    DAVIDSON, JM
    SHERMAN, R
    IRION, P
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (8B) : C447 - C447
  • [50] Bid cost minimization versus payment cost minimization in the ISO/RTO markets
    Yan, Joseph H.
    2007 IEEE POWER ENGINEERING SOCIETY GENERAL MEETING, VOLS 1-10, 2007, : 4487 - 4487
12345