共 50 条
- [41] A Novel High-Speed Low-Power Binary Signed-Digit Adder 2012 16TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS), 2012, : 70 - 74
- [43] CMOS RADIX-2 SIGNED-DIGIT ADDER BY BINARY CODE REPRESENTATION. Transactions of the Institute of Electronics and Communication Engineers of Japan. Section E, 1986, E69 (04): : 261 - 263
- [44] MODIFIED SIGNED-DIGIT ARITHMETIC BASED ON REDUNDANT BIT REPRESENTATION APPLIED OPTICS, 1994, 33 (26): : 6146 - 6156
- [47] High-Speed Binary Signed-Digit RNS Adder with Posibit and Negabit Encoding 2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 58 - +
- [48] Unified signed-digit number adder for RSA and ECC public-key cryptosystems 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1655 - +
- [49] Maximally Redundant High-Radix Signed-Digit Adder: New Algorithm and Implementation 2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 97 - +
- [50] Optical two-step modified signed-digit addition based on binary logic gates PHOTONIC DEVICES AND ALGORITHMS FOR COMPUTING IV, 2002, 4788 : 208 - 218