SYMBOLIC SUBSTITUTION MODIFIED SIGNED-DIGIT OPTICAL ADDER

被引:52
|
作者
CASASENT, D
WOODFORD, P
机构
[1] Center for Excellence in Optical Data Processing, Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA
来源
APPLIED OPTICS | 1994年 / 33卷 / 08期
关键词
D O I
10.1364/AO.33.001498
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
A high-accuracy fixed-point optical adder that operates in parallel on many long words and that uses a pipelined correlator architecture is described. A symbolic substitution algorithm with the modified signed-digit number representation is used to perform fixed-point additions with limited carries. A new set of substitution rules and encodings is developed to combine the recognition and substitution steps into one correlation operation. This reduces hardware requirements, improves throughput by reducing the space-bandwidth product needed, and reduces latency (the delay between when data enter the processor and when the final output is available) by a factor of 2. This algorithm and our new modified signed-digit encodings and substitution rules improve the performance of other correlator and noncorrelator optical numeric computing architectures.
引用
收藏
页码:1498 / 1506
页数:9
相关论文
共 50 条
  • [41] A Novel High-Speed Low-Power Binary Signed-Digit Adder
    Timarchi, Somayeh
    Ghayour, Parham
    Shahbahrami, Asadollah
    2012 16TH CSI INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SYSTEMS (CADS), 2012, : 70 - 74
  • [42] Simplified quaternary signed-digit arithmetic and its optical implementation
    Li, GQ
    Liu, LR
    Cheng, HQ
    Jing, HM
    OPTICS COMMUNICATIONS, 1997, 137 (4-6) : 389 - 396
  • [43] CMOS RADIX-2 SIGNED-DIGIT ADDER BY BINARY CODE REPRESENTATION.
    Nakanishi, Tadashi
    Yamauchi, Hironori
    Yoshimura, Hiroshi
    Transactions of the Institute of Electronics and Communication Engineers of Japan. Section E, 1986, E69 (04): : 261 - 263
  • [44] MODIFIED SIGNED-DIGIT ARITHMETIC BASED ON REDUNDANT BIT REPRESENTATION
    HUANG, HX
    ITOH, M
    YATAGAI, T
    APPLIED OPTICS, 1994, 33 (26): : 6146 - 6156
  • [45] OPTICAL HIGHER-ORDER QUATERNARY SIGNED-DIGIT ARITHMETIC
    ALAM, MS
    JEMILI, K
    KARIM, MA
    OPTICAL ENGINEERING, 1994, 33 (10) : 3419 - 3426
  • [46] Parallel optical negabinary signed-digit computing: algorithm and optical implementation
    Li, GQ
    Qian, F
    Ruan, H
    Liu, L
    OPTICAL ENGINEERING, 1999, 38 (03) : 403 - 414
  • [47] High-Speed Binary Signed-Digit RNS Adder with Posibit and Negabit Encoding
    Timarchi, Somayeh
    Saremi, Maryam
    Fazlali, Mahmood
    Gaydadjiev, Georgi
    2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 58 - +
  • [48] Unified signed-digit number adder for RSA and ECC public-key cryptosystems
    Wang, Yi
    Maskell, Douglas L.
    Leiwo, Jussipekka
    Srikanthan, Thambipillai
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1655 - +
  • [49] Maximally Redundant High-Radix Signed-Digit Adder: New Algorithm and Implementation
    Timarchi, Somayeh
    Navi, Keivan
    Kavehei, Omid
    2009 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2009, : 97 - +
  • [50] Optical two-step modified signed-digit addition based on binary logic gates
    Fyath, RS
    Alsaffar, AAW
    Alam, MS
    PHOTONIC DEVICES AND ALGORITHMS FOR COMPUTING IV, 2002, 4788 : 208 - 218