A 20 NS 64K (4KX16) NMOS RAM

被引:3
|
作者
SCHUSTER, SE
CHAPPELL, B
DILONARDO, V
BRITTON, PE
机构
关键词
D O I
10.1109/JSSC.1984.1052190
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:564 / 572
页数:9
相关论文
共 50 条
  • [41] A BATTERY BACKUP 64K CMOS RAM WITH DOUBLE LEVEL ALUMINUM TECHNOLOGY
    WATANABE, T
    HAYASHI, M
    SASAKI, I
    AKATSUKA, Y
    HIROHIKO, T
    YAMAMOTO, H
    KUDOH, O
    TAKAHASHI, S
    HARA, T
    ISSCC DIGEST OF TECHNICAL PAPERS, 1983, 26 : 60 - 61
  • [42] A HIGH-SPEED 64K CMOS RAM WITH BIPOLAR SENSE AMPLIFIERS
    MIYAMOTO, JI
    SAITO, S
    MOMOSE, H
    SHIBATA, H
    KANZAKI, K
    IZUKA, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (05) : 557 - 563
  • [44] A BATTERY BACKUP 64K CMOS RAM WITH DOUBLE-LEVEL ALUMINUM TECHNOLOGY
    WATANABE, T
    HAYASI, M
    SASAKI, I
    AKATSUKA, Y
    TSUJIDE, T
    YAMAMOTO, H
    KUDOH, O
    TAKAHASHI, S
    HARA, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (05) : 494 - 498
  • [45] A 100 NS 5 V-ONLY 64KX1 MOS DYNAMIC RAM
    CHAN, JY
    BARNES, JJ
    WANG, CY
    DEBLASI, JM
    GUIDRY, MR
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (05) : 839 - 846
  • [46] A DIVIDED WORD-LINE STRUCTURE IN THE STATIC RAM AND ITS APPLICATION TO A 64K FULL CMOS RAM
    YOSHIMOTO, M
    ANAMI, K
    SHINOHARA, H
    YOSHIHARA, T
    TAKAGI, H
    NAGAO, S
    KAYANO, S
    NAKANO, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (05) : 479 - 485
  • [47] 64K DRAMS 16K X 4 ORGANIZATION PROMOTES USE IN SMALL MICROPROCESSOR SYSTEMS
    EIDSMORE, D
    COMPUTER DESIGN, 1982, 21 (09): : 72 - &
  • [48] 25-NS 256KX1/64KX4 CMOS SRAMS
    KAYANO, S
    ICHINOSE, K
    KOHNO, Y
    SHINOHARA, H
    ANAMI, K
    MURAKAMI, S
    WADA, T
    KAWAI, Y
    AKASAKA, Y
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (05) : 686 - 691
  • [49] 8-NS CMOS 64KX4 AND 256KX1 SRAM
    FLANNAGAN, ST
    PELLEY, PH
    HERR, N
    ENGLES, BE
    FENG, TH
    NOGLE, SG
    EAGAN, JW
    DUNNIGAN, RJ
    DAY, LJ
    KUNG, RI
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (05) : 1049 - 1056
  • [50] 120-NS 128KX8-BIT/64KX16-BIT CMOS EEPROMS
    TERADA, Y
    KOBAYASHI, K
    NAKAYAMA, K
    HAYASHIKOSHI, M
    MIYAWAKI, Y
    AJIKA, N
    ARIMA, H
    MATSUKAWA, T
    YOSHIHARA, T
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) : 1244 - 1249