A 20 NS 64K (4KX16) NMOS RAM

被引：3
|
作者：
SCHUSTER, SE
CHAPPELL, B
DILONARDO, V
BRITTON, PE
机构：
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1984年 / 19卷 / 05期
关键词：
D O I：
10.1109/JSSC.1984.1052190
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：564 / 572
页数：9
相关论文
共 50 条
  • [31] A 30 NS 16KX1 FULLY STATIC RAM
    KANG, SD
    ALLAN, JD
    ASHMORE, B
    HERNDON, TH
    WOLPERT, S
    BRUNCKE, WC
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1981, 16 (05) : 444 - 448
  • [32] A 35NS 64K STATIC COLUMN DRAM
    BABA, F
    MOCHIZUKI, H
    YABU, T
    SHIRAI, K
    MIYASAKA, K
    ISSCC DIGEST OF TECHNICAL PAPERS, 1983, 26 : 64 - 65
  • [33] CHARACTERIZATION OF AN ULTRA-HARD CMOS 64K STATIC RAM
    JENKINS, WC
    MARTIN, RL
    HUGHES, HL
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1987, 34 (06) : 1455 - 1459
  • [34] DESIGNING WITH 16K AND 64K DYNAMIC RAMS
    EVANS, M
    ELECTRONIC ENGINEERING, 1979, 51 (620): : 95 - &
  • [35] 日立公司已大量生产55ns的64k高速静态RAM
    中端
    计算机与网络, 1985, (01) : 89 - 89
  • [36] 64K DYNAMIC RAM HAS ON-CHIP REFRESH CONTROL
    不详
    ELECTRONIC PRODUCTS MAGAZINE, 1979, 21 (10): : 77 - 77
  • [37] 64K RAM - FAULT-TOLERANT SEMICONDUCTOR MEMORY DESIGN
    HUBER, WR
    BELL LABORATORIES RECORD, 1979, 57 (07): : 199 - 204
  • [38] MODELING REDUNDANCY IN 64K TO 16MB DRAMS
    STAPPER, CH
    ISSCC DIGEST OF TECHNICAL PAPERS, 1983, 26 : 86 - 87
  • [39] A 16NS 16K BIPOLAR RAM
    KATO, Y
    ODAKA, M
    OGIUE, K
    MIWA, H
    MATSUMURA, K
    ISSCC DIGEST OF TECHNICAL PAPERS, 1983, 26 : 106 - 107
  • [40] FULLY BOOSTED 64K DYNAMIC RAM WITH AUTOMATIC AND SELF-REFRESH
    TANIGUCHI, M
    YOSHIHARA, T
    YAMADA, M
    SHIMOTORI, K
    NAKANO, T
    GAMOU, Y
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1981, 16 (05) : 492 - 498
12345