CMOS STUCK-OPEN FAULT MODELING, DETECTION AND SIMULATION

被引：0
|
作者：
WU, DM
HSIEH, EP
机构：
来源：
1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3 | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：379 / 383
页数：5
相关论文
共 50 条
  • [21] Detection of Internal Stuck-open Faults in Scan Chains
    Yang, F.
    Chakravarty, S.
    Devta-Prasanna, N.
    Reddy, S. M.
    Pomeranz, I.
    2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 269 - +
  • [22] Hierarchical robust test generation for CMOS circuit stuck-open faults
    Tsiatouhas, Y
    Haniotakis, TH
    Nikolos, D
    Paschalis, A
    Halatsis, C
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1997, 82 (01) : 45 - 60
  • [23] Exciting stuck-open faults in CMOS circuits using ILP techniques
    Aloul, Fadi
    Sagahyroon, Assim
    Al Rawi, Bashar
    2006 IEEE INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1-3, 2006, : 409 - +
  • [24] TESTABLE DESIGN OF BICMOS CIRCUITS FOR STUCK-OPEN FAULT-DETECTION USING SINGLE PATTERNS
    MENON, SM
    MALAIYA, YK
    JAYASUMANA, AP
    RAJSUMAN, R
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (08) : 855 - 863
  • [25] DETECTING FET STUCK-OPEN FAULTS IN CMOS LATCHES AND FLIP-FLOPS
    REDDY, MK
    REDDY, SM
    IEEE DESIGN & TEST OF COMPUTERS, 1986, 3 (05): : 17 - 26
  • [26] Using Boolean Tests to Improve Detection of Transistor Stuck-open Faults in CMOS Digital Logic Circuits
    Lin, Xijiang
    Reddy, Sudhakar M.
    Rajski, Janusz
    2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 399 - 404
  • [27] Multiple Fault Activation Cycle Tests for Transistor Stuck-Open Faults
    Devta-Prasanna, N.
    Gunda, A.
    Reddy, S. M.
    Pomeranz, I.
    INTERNATIONAL TEST CONFERENCE 2010, 2010,
  • [28] DETECTABILITY OF CMOS STUCK-OPEN FAULTS USING RANDOM AND PSEUDORANDOM TEST SEQUENCES
    SASTRY, S
    BREUER, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (09) : 933 - 946
  • [29] STUCK-OPEN TESTABLE SCAN-BASED CMOS SEQUENTIAL-CIRCUITS
    PARK, BH
    MENON, PR
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (09) : 1237 - 1244
  • [30] New BIST techniques for universal and robust testing of CMOS stuck-open faults
    Das, DK
    Chakraborty, S
    Bhattacharya, BB
    TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 303 - 308
12345