Detection of Internal Stuck-open Faults in Scan Chains

被引:0
|
作者
Yang, F. [1 ]
Chakravarty, S. [2 ]
Devta-Prasanna, N. [2 ]
Reddy, S. M. [1 ]
Pomeranz, I. [3 ]
机构
[1] Univ Iowa, Iowa City, IA 52242 USA
[2] LSI Corp, Milpitas, CA USA
[3] Purdue Univ, W Lafayette, IN 47907 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Nearly half of the transistors in the logic parts of large VLSI designs typically reside inside scan cells. Faults in scan cells may affect functional operation if left undetected. Such undetected faults may also affect the long term reliability of shipped products. Nevertheless, current test generation procedures do not directly target faults internal to the scan cells. Typically it is assumed that scan chain tests, called flush tests, test the scan cells sufficiently. Recently we showed that flush tests applied at slower clock rates, called half-speed flush tests, and tests for scan cell inputs and outputs, detect stuck-at and stuck-on faults internal to scan cells to a similar extent as checking sequence based tests proposed earlier. In this work, we investigate the detection of opens in transistors internal to scan cells. A new flush test and a new method to apply flush tests are proposed to greatly enhance the coverage of opens. We also propose new scan based tests to further increase the coverage of opens. The proposed tests are shown to achieve the maximum possible coverage of opens in transistors internal to scan cells.
引用
收藏
页码:269 / +
页数:2
相关论文
共 50 条
  • [1] Detection of Transistor Stuck-open Faults in Asynchronous Inputs of Scan Cells
    Yang, Fan
    Chakravarty, Sreejit
    Devta-Prasanna, Narendra
    Reddy, Sudhakar M.
    Pormeranz, Irith
    23RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2008, : 394 - +
  • [2] Reliable detection of CMOS stuck-open faults due to variable internal delays
    Noore, Afzel
    IEICE ELECTRONICS EXPRESS, 2005, 2 (08): : 292 - 297
  • [3] Testing of Stuck-Open Faults in Nanometer Technologies
    Champac, Victor
    Vazquez Hernandez, Julio
    Barcelo, Salvador
    Segura, Jaume
    Gomez, Roberto
    Hawkins, Chuck
    IEEE DESIGN & TEST OF COMPUTERS, 2012, 29 (04): : 80 - 91
  • [4] DETECTING STUCK-OPEN FAULTS WITH STUCK-AT TEST SETS
    MILLMAN, SD
    MCCLUSKEY, EJ
    PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 659 - 662
  • [5] DETECTION OF MULTIPLE STUCK-ON STUCK-OPEN FAULTS BY SINGLE FAULTS TEST SETS IN MOS-TRANSISTOR NETWORKS
    DARLAY, F
    MICROPROCESSING AND MICROPROGRAMMING, 1991, 32 (1-5): : 783 - 790
  • [6] Modeling stuck-open faults in CMOS iterative circuits
    Macii, Enrico
    Xu, Qing
    Systems Analysis Modelling Simulation, 1994, 16 (03):
  • [7] Unified method to detect transistor stuck-open faults and transition delay faults
    Devtaprasanna, N.
    Gunda, A.
    Krishnamurthy, P.
    Reddy, S. M.
    Pomeranz, I.
    ETS 2006: ELEVENTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2006, : 185 - +
  • [9] COUNTER-BASED COMPACTION - DELAY AND STUCK-OPEN FAULTS
    PILARSKI, S
    WIEBE, KJ
    IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (06) : 780 - 791
  • [10] EXHAUSTIVE TESTING OF STUCK-OPEN FAULTS IN CMOS COMBINATIONAL-CIRCUITS
    BATE, JA
    MILLER, DM
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1988, 135 (01): : 10 - 16