Detection of Internal Stuck-open Faults in Scan Chains

被引:0
|
作者
Yang, F. [1 ]
Chakravarty, S. [2 ]
Devta-Prasanna, N. [2 ]
Reddy, S. M. [1 ]
Pomeranz, I. [3 ]
机构
[1] Univ Iowa, Iowa City, IA 52242 USA
[2] LSI Corp, Milpitas, CA USA
[3] Purdue Univ, W Lafayette, IN 47907 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Nearly half of the transistors in the logic parts of large VLSI designs typically reside inside scan cells. Faults in scan cells may affect functional operation if left undetected. Such undetected faults may also affect the long term reliability of shipped products. Nevertheless, current test generation procedures do not directly target faults internal to the scan cells. Typically it is assumed that scan chain tests, called flush tests, test the scan cells sufficiently. Recently we showed that flush tests applied at slower clock rates, called half-speed flush tests, and tests for scan cell inputs and outputs, detect stuck-at and stuck-on faults internal to scan cells to a similar extent as checking sequence based tests proposed earlier. In this work, we investigate the detection of opens in transistors internal to scan cells. A new flush test and a new method to apply flush tests are proposed to greatly enhance the coverage of opens. We also propose new scan based tests to further increase the coverage of opens. The proposed tests are shown to achieve the maximum possible coverage of opens in transistors internal to scan cells.
引用
收藏
页码:269 / +
页数:2
相关论文
共 50 条
  • [41] ROBUST TEST-GENERATION FOR TRANSISTOR STUCK-OPEN FAULTS IN CMOS COMPLEX GATES
    TSIATOUHAS, Y
    PASCHALIS, A
    NIKOLOS, D
    HALATSIS, C
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 79 (02) : 129 - 142
  • [42] Detectability of Internal Bridging Faults in Scan Chains
    Yang, F.
    Chakravarty, S.
    Devta-Prasanna, N.
    Reddy, S. M.
    Pomeranz, I.
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 678 - +
  • [43] TEST PATTERN GENERATION FOR STUCK-OPEN FAULTS USING STUCK-AT TEST SETS IN CMOS COMBINATIONAL-CIRCUITS
    LEE, HK
    HA, DS
    KIM, K
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 345 - 350
  • [44] Universal and robust testing of stuck-open faults in Reed-Muller canonical CMOS circuits
    Das, DK
    Chakraborty, S
    Bhattacharya, BB
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2003, 90 (01) : 1 - 11
  • [45] BIST design for detecting multiple stuck-open faults in CMOS circuits using transition count
    Rahaman, H
    Das, DK
    Bhattacharya, BB
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2002, 17 (06) : 731 - 737
  • [46] BIST design for detecting multiple stuck-open faults in CMOS circuits using transition count
    Hafizur Rahaman
    Debesh K. Das
    Bhargab B. Bhattacharya
    Journal of Computer Science and Technology, 2002, 17 : 731 - 737
  • [47] CMOS STUCK-OPEN FAULT-DETECTION USING SINGLE TEST PATTERNS
    RAJSUMAN, R
    JAYASUMANA, AP
    MALAIYA, YK
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 714 - 717
  • [48] MULTIPLE STUCK-OPEN FAULT-DETECTION IN CMOS LOGIC-CIRCUITS
    JHA, NK
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (04) : 426 - 432
  • [49] A Modern Look at the CMOS Stuck-Open Fault
    Gomez, Roberto
    Champac, Victor
    Hawkins, Chuck
    Segura, Jaume
    LATW: 2009 10TH LATIN AMERICAN TEST WORKSHOP, 2009, : 25 - +
  • [50] An on-line BIST technique for stuck-open fault detection in CMOS circuits
    Moghaddam, Elham K.
    Hessabi, Shaahin
    DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 619 - 625