Detection of Internal Stuck-open Faults in Scan Chains

被引:0
|
作者
Yang, F. [1 ]
Chakravarty, S. [2 ]
Devta-Prasanna, N. [2 ]
Reddy, S. M. [1 ]
Pomeranz, I. [3 ]
机构
[1] Univ Iowa, Iowa City, IA 52242 USA
[2] LSI Corp, Milpitas, CA USA
[3] Purdue Univ, W Lafayette, IN 47907 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Nearly half of the transistors in the logic parts of large VLSI designs typically reside inside scan cells. Faults in scan cells may affect functional operation if left undetected. Such undetected faults may also affect the long term reliability of shipped products. Nevertheless, current test generation procedures do not directly target faults internal to the scan cells. Typically it is assumed that scan chain tests, called flush tests, test the scan cells sufficiently. Recently we showed that flush tests applied at slower clock rates, called half-speed flush tests, and tests for scan cell inputs and outputs, detect stuck-at and stuck-on faults internal to scan cells to a similar extent as checking sequence based tests proposed earlier. In this work, we investigate the detection of opens in transistors internal to scan cells. A new flush test and a new method to apply flush tests are proposed to greatly enhance the coverage of opens. We also propose new scan based tests to further increase the coverage of opens. The proposed tests are shown to achieve the maximum possible coverage of opens in transistors internal to scan cells.
引用
收藏
页码:269 / +
页数:2
相关论文
共 50 条
  • [11] An adaptive BIST to detect multiple stuck-open faults in CMOS circuits
    Rahaman, H
    Das, DK
    Bhattacharya, BB
    PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 287 - 290
  • [12] Increasing Defect Coverage by Generating Test Vectors for Stuck-open Faults
    Higami, Yoshinobu
    Saluja, Kewal K.
    Takahashi, Hiroshi
    Kobayashi, Shin-ya
    Takamatsu, Yuzo
    PROCEEDINGS OF THE 17TH ASIAN TEST SYMPOSIUM, 2008, : 97 - +
  • [13] Hierarchical robust test generation for CMOS circuit stuck-open faults
    Tsiatouhas, Y
    Haniotakis, TH
    Nikolos, D
    Paschalis, A
    Halatsis, C
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1997, 82 (01) : 45 - 60
  • [14] Multiple Fault Activation Cycle Tests for Transistor Stuck-Open Faults
    Devta-Prasanna, N.
    Gunda, A.
    Reddy, S. M.
    Pomeranz, I.
    INTERNATIONAL TEST CONFERENCE 2010, 2010,
  • [15] Exciting stuck-open faults in CMOS circuits using ILP techniques
    Aloul, Fadi
    Sagahyroon, Assim
    Al Rawi, Bashar
    2006 IEEE INTERNATIONAL CONFERENCE ON COMPUTER SYSTEMS AND APPLICATIONS, VOLS 1-3, 2006, : 409 - +
  • [16] CMOS STUCK-OPEN FAULT MODELING, DETECTION AND SIMULATION
    WU, DM
    HSIEH, EP
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 379 - 383
  • [17] DETECTING FET STUCK-OPEN FAULTS IN CMOS LATCHES AND FLIP-FLOPS
    REDDY, MK
    REDDY, SM
    IEEE DESIGN & TEST OF COMPUTERS, 1986, 3 (05): : 17 - 26
  • [18] Using Boolean Tests to Improve Detection of Transistor Stuck-open Faults in CMOS Digital Logic Circuits
    Lin, Xijiang
    Reddy, Sudhakar M.
    Rajski, Janusz
    2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 399 - 404
  • [19] Test Escapes of Stuck-Open Faults Caused by Parasitic Capacitances and Leakage Currents
    Arumi, Daniel
    Rodriguez-Montanes, Rosa
    Figueras, Joan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (05) : 1739 - 1748
  • [20] DETECTABILITY OF CMOS STUCK-OPEN FAULTS USING RANDOM AND PSEUDORANDOM TEST SEQUENCES
    SASTRY, S
    BREUER, M
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (09) : 933 - 946