Detection of Internal Stuck-open Faults in Scan Chains

被引:0
|
作者
Yang, F. [1 ]
Chakravarty, S. [2 ]
Devta-Prasanna, N. [2 ]
Reddy, S. M. [1 ]
Pomeranz, I. [3 ]
机构
[1] Univ Iowa, Iowa City, IA 52242 USA
[2] LSI Corp, Milpitas, CA USA
[3] Purdue Univ, W Lafayette, IN 47907 USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Nearly half of the transistors in the logic parts of large VLSI designs typically reside inside scan cells. Faults in scan cells may affect functional operation if left undetected. Such undetected faults may also affect the long term reliability of shipped products. Nevertheless, current test generation procedures do not directly target faults internal to the scan cells. Typically it is assumed that scan chain tests, called flush tests, test the scan cells sufficiently. Recently we showed that flush tests applied at slower clock rates, called half-speed flush tests, and tests for scan cell inputs and outputs, detect stuck-at and stuck-on faults internal to scan cells to a similar extent as checking sequence based tests proposed earlier. In this work, we investigate the detection of opens in transistors internal to scan cells. A new flush test and a new method to apply flush tests are proposed to greatly enhance the coverage of opens. We also propose new scan based tests to further increase the coverage of opens. The proposed tests are shown to achieve the maximum possible coverage of opens in transistors internal to scan cells.
引用
收藏
页码:269 / +
页数:2
相关论文
共 50 条
  • [31] Cell Aware and Stuck-Open Tests
    Singh, Adit D.
    2016 21TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2016,
  • [32] CMOS STUCK-OPEN FAULT TESTABILITY
    RAJSUMAN, R
    MALAIYA, YK
    JAYASUMANA, AP
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (01) : 193 - 194
  • [33] Efficient automatic test pattern generator for stuck-open faults in CMOS combinational circuits
    Lee, Hyung K.
    Ha, Dong S.
    VLSI Design, 1994, 2 (03) : 199 - 207
  • [34] TESTABLE REALIZATIONS FOR FET STUCK-OPEN FAULTS IN CMOS COMBINATIONAL LOGIC CIRCUITS.
    Reddy, Sudhakar M.
    Reddy, Madhukar K.
    IEEE Transactions on Computers, 1986, C-35 (08) : 742 - 754
  • [35] Transition count based BIST for detecting multiple stuck-open faults in CMOS circuits
    Rahaman, H
    Das, DK
    Bhattacharya, BB
    PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 307 - 310
  • [36] An Adaptive BIST Design for Detecting Multiple Stuck-Open Faults in a CMOS Complex Cell
    Rahaman, Hafizur
    Das, Debesh K.
    Bhattacharya, Bhargab B.
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2008, 57 (12) : 2838 - 2845
  • [37] Maximal Defect-Free Component in Nanoscale Crossbar Circuits Amidst Stuck-Open and Stuck-Closed Faults
    Kule, Malay
    Rahaman, Hafizur
    Bhattacharya, Bhargab B.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (11)
  • [38] Improved IDDQ design-for-testability technique to detect CMOS stuck-open faults
    Noore, Afzel
    IEICE ELECTRONICS EXPRESS, 2007, 4 (03): : 94 - 99
  • [39] On Improving Transition Test Set Quality to Detect CMOS Transistor Stuck-Open Faults
    Lin, Xijiang
    Cheng, Wu-Tung
    Rajski, Janusz
    2015 IEEE 24TH ASIAN TEST SYMPOSIUM (ATS), 2015, : 97 - 102
  • [40] TESTABLE REALIZATIONS FOR FET STUCK-OPEN FAULTS IN CMOS COMBINATIONAL LOGIC-CIRCUITS
    REDDY, SM
    REDDY, MK
    IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (08) : 742 - 754