DETECTION OF MULTIPLE STUCK-ON STUCK-OPEN FAULTS BY SINGLE FAULTS TEST SETS IN MOS-TRANSISTOR NETWORKS

被引：0
|
作者：
DARLAY, F [1 ]
机构：
[1] SWISS FED INST TECHNOL,ELECTR RES LABS,LEG EL ECUBLENS,CH-1015 LAUSANNE,SWITZERLAND
来源：
MICROPROCESSING AND MICROPROGRAMMING | 1991年 / 32卷 / 1-5期
关键词：
D O I：
10.1016/0165-6074(91)90437-X
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The present paper is a theoretical study of multiple stuck-on/stuck-open faults in MOS transistor networks. We show that, under two conditions, the detection of all single faults of a transistor network implies the detection of all multiple faults of the network. Several examples of applications are given, which induce a sensible increase of the test efficiency.
引用
收藏
页码：783 / 790
页数：8
相关论文
共 50 条
  • [1] DETECTING STUCK-OPEN FAULTS WITH STUCK-AT TEST SETS
    MILLMAN, SD
    MCCLUSKEY, EJ
    PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 659 - 662
  • [2] A 2-RAIL LOGIC COMBINATIONAL CIRCUIT FOR EASY DETECTION OF STUCK-OPEN AND STUCK-ON FAULTS IN FETS
    ITO, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1992, E75D (06) : 894 - 901
  • [3] Detection of Transistor Stuck-open Faults in Asynchronous Inputs of Scan Cells
    Yang, Fan
    Chakravarty, Sreejit
    Devta-Prasanna, Narendra
    Reddy, Sudhakar M.
    Pormeranz, Irith
    23RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2008, : 394 - +
  • [4] Multiple Fault Activation Cycle Tests for Transistor Stuck-Open Faults
    Devta-Prasanna, N.
    Gunda, A.
    Reddy, S. M.
    Pomeranz, I.
    INTERNATIONAL TEST CONFERENCE 2010, 2010,
  • [5] Unified method to detect transistor stuck-open faults and transition delay faults
    Devtaprasanna, N.
    Gunda, A.
    Krishnamurthy, P.
    Reddy, S. M.
    Pomeranz, I.
    ETS 2006: ELEVENTH IEEE EUROPEAN TEST SYMPOSIUM, PROCEEDINGS, 2006, : 185 - +
  • [6] MODELING AND TEST-GENERATION FOR MOS TRANSMISSION GATE STUCK-OPEN FAULTS
    BELKADI, M
    MOUFTAH, HT
    IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1992, 139 (01): : 17 - 22
  • [7] Detection of Internal Stuck-open Faults in Scan Chains
    Yang, F.
    Chakravarty, S.
    Devta-Prasanna, N.
    Reddy, S. M.
    Pomeranz, I.
    2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 269 - +
  • [8] TEST PATTERN GENERATION FOR STUCK-OPEN FAULTS USING STUCK-AT TEST SETS IN CMOS COMBINATIONAL-CIRCUITS
    LEE, HK
    HA, DS
    KIM, K
    26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 345 - 350
  • [9] On Improving Transition Test Set Quality to Detect CMOS Transistor Stuck-Open Faults
    Lin, Xijiang
    Cheng, Wu-Tung
    Rajski, Janusz
    2015 IEEE 24TH ASIAN TEST SYMPOSIUM (ATS), 2015, : 97 - 102
  • [10] ROBUST TEST-GENERATION FOR TRANSISTOR STUCK-OPEN FAULTS IN CMOS COMPLEX GATES
    TSIATOUHAS, Y
    PASCHALIS, A
    NIKOLOS, D
    HALATSIS, C
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 79 (02) : 129 - 142
12345