DETECTION OF MULTIPLE STUCK-ON STUCK-OPEN FAULTS BY SINGLE FAULTS TEST SETS IN MOS-TRANSISTOR NETWORKS

被引：0
|
作者：
DARLAY, F [1 ]
机构：
[1] SWISS FED INST TECHNOL,ELECTR RES LABS,LEG EL ECUBLENS,CH-1015 LAUSANNE,SWITZERLAND
来源：
MICROPROCESSING AND MICROPROGRAMMING | 1991年 / 32卷 / 1-5期
关键词：
D O I：
10.1016/0165-6074(91)90437-X
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The present paper is a theoretical study of multiple stuck-on/stuck-open faults in MOS transistor networks. We show that, under two conditions, the detection of all single faults of a transistor network implies the detection of all multiple faults of the network. Several examples of applications are given, which induce a sensible increase of the test efficiency.
引用
收藏
页码：783 / 790
页数：8
相关论文
共 50 条
  • [21] Reliable detection of CMOS stuck-open faults due to variable internal delays
    Noore, Afzel
    IEICE ELECTRONICS EXPRESS, 2005, 2 (08): : 292 - 297
  • [22] Design of CMOS checkers with improved testability of bridging and transistor stuck-on faults
    Metra, C., 1600, Kluwer Academic Publishers, Dordrecht, Netherlands (06):
  • [23] COUNTER-BASED COMPACTION - DELAY AND STUCK-OPEN FAULTS
    PILARSKI, S
    WIEBE, KJ
    IEEE TRANSACTIONS ON COMPUTERS, 1995, 44 (06) : 780 - 791
  • [24] Test generation for stuck-on faults in BDD-based pass-transistor logic SPL
    Shinogi, T
    Hayashi, T
    Taki, K
    SIXTH ASIAN TEST SYMPOSIUM (ATS'97), PROCEEDINGS, 1997, : 16 - 21
  • [25] Test Generation for Stuck-on Faults in Pass-Transistor Logic SPL and Implementation of DFT Circuits
    Shinogi, Tsuyoshi
    Hayashi, Terumine
    Taki, Kazuo
    Systems and Computers in Japan, 1999, 30 (07) : 55 - 67
  • [26] Efficient automatic test pattern generator for stuck-open faults in CMOS combinational circuits
    Lee, Hyung K.
    Ha, Dong S.
    VLSI Design, 1994, 2 (03) : 199 - 207
  • [27] Transition count based BIST for detecting multiple stuck-open faults in CMOS circuits
    Rahaman, H
    Das, DK
    Bhattacharya, BB
    PROCEEDINGS OF THE SECOND IEEE ASIA PACIFIC CONFERENCE ON ASICS, 2000, : 307 - 310
  • [28] EXHAUSTIVE TESTING OF STUCK-OPEN FAULTS IN CMOS COMBINATIONAL-CIRCUITS
    BATE, JA
    MILLER, DM
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1988, 135 (01): : 10 - 16
  • [29] An Adaptive BIST Design for Detecting Multiple Stuck-Open Faults in a CMOS Complex Cell
    Rahaman, Hafizur
    Das, Debesh K.
    Bhattacharya, Bhargab B.
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2008, 57 (12) : 2838 - 2845
  • [30] Test Pattern Generation for Multiple Stuck-at Faults Not Covered by Test Patterns for Single Faults
    Moore, Conrad J.
    Wang, Peikun
    Gharehbaghi, Amir Masoud
    Fujita, Masahiro
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2465 - 2468
12345