Effect of High-K Dielectric on Drain Current of ID-DG MOSFET using Ortiz-Conde Model

被引：0

作者：

Deyasi, Arpan ^{[1
]}

Chowdhury, Anal Roy ^{[2
]}

Roy, Krishnendu ^{[2
]}

Sarkar, Angsuman ^{[3
]}

机构：

[1] RCC Inst Informat Technol, Dept Elect & Commun Engn, Kolkata, India

[2] Acharya Prafulla Chandra Coll, Dept Elect Sci, New Barrackpore, India

[3] Kalyani Govt Engn Coll, Dept Elect & Commun Engn, Kalyani, W Bengal, India

来源：

PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON) | 2018年

关键词：

Double-gate MOSFET; Ortiz-Conde model; High-K dielectric; Static characteristics; Transfer characteristics; Pinch-off voltage;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Drain-to-source current of independently-driven double gate (ID-DG) MOSFET is analytically computed following Ortiz-Conde model in sub 100 nm channel length in presence of different high-K dielectrics. Fowler-Nordheim tunneling concept is invoked due to reduced dielectric thickness; and front gate control is tailored to analyze the effect on current and pinch-off voltage. Excellent agreement is observed with published literatures for high front-gate voltage when device is lightly doped; which speaks in favor of the work within dimensional constraints. Percentage change of current considering body effect is estimated for different gate bias. Result speaks in favor of low power analog applications.

引用

页码：176 / 181

页数：6

共 50 条

[1] Effect of high-K dielectric on differential conductance and transconductance of ID-DG MOSFET following Ortiz-Conde model
Arpan Deyasi
Angsuman Sarkar
Krishnendu Roy
Anal Roy Chowdhury
Microsystem Technologies, 2021, 27 : 3967 - 3975
[2] Effect of high-K dielectric on differential conductance and transconductance of ID-DG MOSFET following Ortiz-Conde model
Deyasi, Arpan
Sarkar, Angsuman
Roy, Krishnendu
Chowdhury, Anal Roy
MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2021, 27 (11): : 3967 - 3975
[3] Mathematical Modelling of Drain Current Enhancement in High-k FD MOSFET
Pandey, Aditi
Saha, Abhirupa
Ghosh, Koushik
Bhattacharya, Sandip
Sanyal, Judhaj It
PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2020), 2020, : 95 - 98
[4] Impact of high-k gate dielectric on analog and RF performance of nanoscale DG-MOSFET
Pradhan, K. P.
Mohapatra, S. K.
Sahu, P. K.
Behera, D. K.
MICROELECTRONICS JOURNAL, 2014, 45 (02) : 144 - 151
[5] Impact of Matched High-K Gate Dielectric based DG-MOSFET on SRAM performance
Gupta, Mitashra
Nandi, Ashutosh
2017 4TH INTERNATIONAL CONFERENCE ON POWER, CONTROL & EMBEDDED SYSTEMS (ICPCES), 2017,
[6] Simulation and Drain Current Performance analysis of High-K Gate Dielectric FinFET
M. Aditya
K. Srinivasa Rao
K. Girija Sravani
Koushik Guha
Silicon, 2022, 14 : 4075 - 4078
[7] Simulation and Drain Current Performance analysis of High-K Gate Dielectric FinFET
Aditya, M.
Rao, K. Srinivasa
Sravani, K. Girija
Guha, Koushik
SILICON, 2022, 14 (08) : 4075 - 4078
[8] TCAD leakage current analysis of a 45 nm MOSFET structure with a high-k dielectric
Petrosyants K.O.
Popov D.A.
Sambursky L.M.
Kharitonov I.A.
Russian Microelectronics, 2016, 45 (07) : 460 - 463
[9] Study of the SOI MOSFET characteristics of high-k gate dielectric with quantum effect
Cao Lei
Liu Hong-Xia
ACTA PHYSICA SINICA, 2012, 61 (24)
[10] High-k Dielectric Double Gate Junctionless (DG-JL) MOSFET for Ultra Low Power Applications- Analytical Model
Prashant Kumar
Munish Vashishath
Neeraj Gupta
Rashmi Gupta
Silicon, 2022, 14 : 7725 - 7734

← 1 2 3 4 5 →