Effect of High-K Dielectric on Drain Current of ID-DG MOSFET using Ortiz-Conde Model

被引：0

作者：

Deyasi, Arpan ^{[1
]}

Chowdhury, Anal Roy ^{[2
]}

Roy, Krishnendu ^{[2
]}

Sarkar, Angsuman ^{[3
]}

机构：

[1] RCC Inst Informat Technol, Dept Elect & Commun Engn, Kolkata, India

[2] Acharya Prafulla Chandra Coll, Dept Elect Sci, New Barrackpore, India

[3] Kalyani Govt Engn Coll, Dept Elect & Commun Engn, Kalyani, W Bengal, India

来源：

PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON) | 2018年

关键词：

Double-gate MOSFET; Ortiz-Conde model; High-K dielectric; Static characteristics; Transfer characteristics; Pinch-off voltage;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Drain-to-source current of independently-driven double gate (ID-DG) MOSFET is analytically computed following Ortiz-Conde model in sub 100 nm channel length in presence of different high-K dielectrics. Fowler-Nordheim tunneling concept is invoked due to reduced dielectric thickness; and front gate control is tailored to analyze the effect on current and pinch-off voltage. Excellent agreement is observed with published literatures for high front-gate voltage when device is lightly doped; which speaks in favor of the work within dimensional constraints. Percentage change of current considering body effect is estimated for different gate bias. Result speaks in favor of low power analog applications.

引用

页码：176 / 181

页数：6

共 50 条

[21] Ambipolarity Suppression of a Double Gate Tunnel FET using High-k Drain Dielectric Pocket
Panda, Shwetapadma
Jena, Biswajit
Dash, Sidhartha
ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2022, 11 (01)
[22] Nanoscale channel engineered double gate MOSFET for mixed signal applications using high-k dielectric
Nirmal, D.
Vijayakumar, P.
Shruti, K.
Mohankumar, N.
INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2013, 41 (06) : 608 - 618
[23] Ultra-Thin High-K Dielectric Profile Based NBTI Compact Model for Nanoscale Bulk MOSFET
Swami, Yashu
Rai, Sanjeev
SILICON, 2019, 11 (03) : 1661 - 1671
[24] Tunnel field effect transistor with increased ON current, low-k spacer and high-k dielectric
Anghel, Costin
Chilagani, Prathyusha
Amara, Amara
Vladimirescu, Andrei
APPLIED PHYSICS LETTERS, 2010, 96 (12)
[25] Ultra-Thin High-K Dielectric Profile Based NBTI Compact Model for Nanoscale Bulk MOSFET
Yashu Swami
Sanjeev Rai
Silicon, 2019, 11 : 1661 - 1671
[26] Effect of a high-k dielectric material on the surface potential and the induced lateral field in short-channel MOSFET
Ganguly, Akash
Ghosh, Chandrima
Deyasi, Arpan
FOUNDATIONS AND FRONTIERS IN COMPUTER, COMMUNICATION AND ELECTRICAL ENGINEERING, 2016, : 403 - 407
[27] Investigation of DC Characteristic on DG-Tunnel FET With high-K Dielectric Using Distinct Device Parameter
Thakre, Shraddha
Beohar, Ankur
Vijayvargiya, Vikas
Yadav, Nandakishor
Vishvakarma, Santosh Kumar
PROCEEDINGS OF 2016 IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2016, : 124 - 128
[28] Performance Improvement of Pi-gate SOI MOSFET Transistor using High-k Dielectric with Metal Gate
Rahou, Fatima Zohra
Bouazza, A. Guen
Bouazza, B.
IETE JOURNAL OF RESEARCH, 2016, 62 (03) : 331 - 338
[29] Model of random telegraph noise in gate-induced drain leakage current of high-k gate dielectric metal-oxide-semiconductor field-effect transistors
Lee, Ju-Wan
Lee, Jong-Ho
APPLIED PHYSICS LETTERS, 2012, 100 (03)
[30] A Two-Dimensional Subthreshold Current Model of Recessed-Source/Drain (Re-S/D) SOI MOSFETs with High-k Dielectric
Saramekala, Gopi Krishna
Tiwari, Pramod Kumar
ASIA MODELLING SYMPOSIUM 2014 (AMS 2014), 2014, : 258 - 263

← 1 2 3 4 5 →