Effect of High-K Dielectric on Drain Current of ID-DG MOSFET using Ortiz-Conde Model

被引：0

作者：

Deyasi, Arpan ^{[1
]}

Chowdhury, Anal Roy ^{[2
]}

Roy, Krishnendu ^{[2
]}

Sarkar, Angsuman ^{[3
]}

机构：

[1] RCC Inst Informat Technol, Dept Elect & Commun Engn, Kolkata, India

[2] Acharya Prafulla Chandra Coll, Dept Elect Sci, New Barrackpore, India

[3] Kalyani Govt Engn Coll, Dept Elect & Commun Engn, Kalyani, W Bengal, India

来源：

PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON) | 2018年

关键词：

Double-gate MOSFET; Ortiz-Conde model; High-K dielectric; Static characteristics; Transfer characteristics; Pinch-off voltage;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Drain-to-source current of independently-driven double gate (ID-DG) MOSFET is analytically computed following Ortiz-Conde model in sub 100 nm channel length in presence of different high-K dielectrics. Fowler-Nordheim tunneling concept is invoked due to reduced dielectric thickness; and front gate control is tailored to analyze the effect on current and pinch-off voltage. Excellent agreement is observed with published literatures for high front-gate voltage when device is lightly doped; which speaks in favor of the work within dimensional constraints. Percentage change of current considering body effect is estimated for different gate bias. Result speaks in favor of low power analog applications.

引用

页码：176 / 181

页数：6

共 50 条

[31] A novel idea:: using DTMOS to suppress FIBL effect in MOSFET with high-k gate dielectrics
Wang, WP
Huang, R
Yang, SQ
Zhang, GY
Zhang, X
Wang, YY
SOLID-STATE ELECTRONICS, 2003, 47 (10) : 1735 - 1740
[32] A threshold voltage analytical model for high-k gate dielectric MOSFETs with fully overlapped lightly doped drain structures
马飞
刘红侠
匡潜玮
樊继斌
Chinese Physics B, 2012, (05) : 600 - 605
[33] A threshold voltage analytical model for high-k gate dielectric MOSFETs with fully overlapped lightly doped drain structures
Ma Fei
Liu Hong-Xia
Kuang Qian-Wei
Fan Ji-Bin
CHINESE PHYSICS B, 2012, 21 (05)
[34] A 2-D analytical threshold-voltage model for GeOI/GeON MOSFET with high-k gate dielectric
Ji, Feng
Xu, J. P.
Liu, L.
Tang, W. M.
Lai, P. T.
MICROELECTRONICS RELIABILITY, 2016, 57 : 24 - 33
[35] Equivalent model and limit for the SOI lateral power device using high-k dielectric
Yao, Jiafei
Guo, Yufeng
Deng, Yu
Yang, Kemeng
Li, Man
Xia, Tian
RESULTS IN PHYSICS, 2019, 15
[36] Elemental Profiling of III-V MOSFET High-k Dielectric Gate Stacks Using EELS Spectrum Imaging
Longo, P.
Craven, A. J.
Scott, J.
Holland, M.
Thayne, I.
MICROSCOPY OF SEMICONDUCTING MATERIALS 2007, 2008, 120 : 317 - +
[37] Polarity dependent reliability of advanced MOSFET using MOCVD nitrided Hf-silicate high-k gate dielectric
Zhang, J
Zhao, E
Xiang, Q
Chan, J
Jeon, J
Goo, JS
Marathe, A
Ogle, B
Lin, MR
Taylor, K
2002 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP - FINAL REPORT, 2002, : 92 - 95
[38] An Accurate Drain Current Model of Multichannel Cylindrical High-K HfO2-/Si3N4-Based GAA-MOSFET for SRAM Application
Bhol, Krutideepa
Jena, Biswajit
Nanda, Umakanta
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2023, 70 (12) : 6329 - 6335
[39] Ultrathin EOT (0.67 nm) High-k Dielectric on Ge MOSFET Using Y Doped ZrO2 With Record-Low Leakage Current
Lee, Tae In
Ahn, Hyun Jun
Kim, Min Ju
Shin, Eui Joong
Lee, Seung Hwan
Shin, Sung Won
Hwang, Wan Sik
Yu, Hyun-Young
Cho, Byung Jin
IEEE ELECTRON DEVICE LETTERS, 2019, 40 (04) : 502 - 505
[40] A low gate leakage current and small equivalent oxide thickness MOSFET with Ti/HfO2 high-k gate dielectric
Fu, C. H.
Chang-Liao, K. S.
Chang, Y. A.
Hsu, Y. Y.
Tzeng, T. H.
Wang, T. K.
Heh, D. W.
Gu, P. Y.
Tsai, M. J.
MICROELECTRONIC ENGINEERING, 2011, 88 (07) : 1309 - 1311

← 1 2 3 4 5 →