共 50 条
- [31] ALU, MULTIPLIER CHIPS ZIP THROUGH IEEE FLOATING-POINT OPERATIONS ELECTRONICS, 1983, 56 (10): : 121 - 126
- [32] A SINGLE/DOUBLE PRECISION FLOATING-POINT MULTIPLIER DESIGN FOR MULTIMEDIA APPLICATIONS ISTANBUL UNIVERSITY-JOURNAL OF ELECTRICAL AND ELECTRONICS ENGINEERING, 2009, 9 (01): : 827 - 831
- [33] Design of a hardware-efficient floating-point multiplier with dynamic segmentation 2024 19TH CONFERENCE ON PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PRIME 2024, 2024,
- [34] HEAP: A Heterogeneous Approximate Floating-Point Multiplier for Error Tolerant Applications PROCEEDINGS OF THE 30TH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING (RSP'19): SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2019, : 36 - 42
- [35] 24-Bit Significand Multiplier for FPGA Floating-Point Multiplication 2015 49TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, 2015, : 717 - 721
- [36] Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA IEEE REGION 10 COLLOQUIUM AND THIRD INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2008, : 334 - 337
- [39] Accurate Floating-point Operation using Controlled Floating-point Precision 2011 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING (PACRIM), 2011, : 696 - 701
- [40] ADDER ERRORS VERSUS MULTIPLIER ERRORS IN FLOATING-POINT DIGITAL-FILTERS PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1976, 123 (03): : 207 - 211