Optimally Approximated and Unbiased Floating-Point Multiplier with Runtime Configurability

被引:0
|
作者
Chen, Chuangtao [2 ]
Yang, Sen [1 ]
Qian, Weikang [4 ]
Imani, Mohsen [5 ]
Yin, Xunzhao [1 ]
Zhuo, Cheng [1 ,3 ]
机构
[1] Zhejiang Univ, Coll Informat Sci & Elect Engn, Hangzhou, Peoples R China
[2] Zhejiang Univ, Coll Elect Engn, Hangzhou, Peoples R China
[3] Fudan Univ, Sch Microelect, ASIC & Syst Key Lab, Shanghai, Peoples R China
[4] Shanghai Jiao Tong Univ, Univ Michigan Shanghai Jiao Tong Univ Joint Inst, Shanghai, Peoples R China
[5] Univ Calif Irvine, Dept Comp Sci & Engn, Irvine, CA USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Approximate computing is a promising alternative to improve energy efficiency for IoT devices on the edge. This work proposes an optimally approximated and unbiased floating-point approximate multiplier with runtime configurability. We provide a theoretically sound formulation that turns multiplication approximation to an optimization problem. With the formulation and findings, a multilevel architecture is proposed to easily incorporate runtime configurability and module execution parallelism. Finally, an optimization scheme is applied to improve the area, making it linearly dependent on the precision, instead of quadratically or exponentially as in prior work. In addition to the optimal approximation and configurability, the proposed design has an efficient circuit implementation that uses inversion, shift and addition instead of complex arithmetic operations. When compared to the prior state-of-the-art approximate floating-point multiplier, ApproxLP [30], the proposed design outperforms in all aspects including accuracy, area, and delay. By replacing the regular full-precision multiplier in GPU, the proposed design can improve the energy efficiency for various edge computing tasks. Even with Level 1 approximation, the proposed design improves energy efficiency up to 122x for machine learning on C1FAR-10, with almost negligible accuracy loss.
引用
收藏
页数:9
相关论文
共 50 条
  • [31] ALU, MULTIPLIER CHIPS ZIP THROUGH IEEE FLOATING-POINT OPERATIONS
    WOO, B
    LIN, L
    OWEN, RE
    ELECTRONICS, 1983, 56 (10): : 121 - 126
  • [32] A SINGLE/DOUBLE PRECISION FLOATING-POINT MULTIPLIER DESIGN FOR MULTIMEDIA APPLICATIONS
    Ozbilen, Metin Mete
    Gok, Mustafa
    ISTANBUL UNIVERSITY-JOURNAL OF ELECTRICAL AND ELECTRONICS ENGINEERING, 2009, 9 (01): : 827 - 831
  • [33] Design of a hardware-efficient floating-point multiplier with dynamic segmentation
    Tegazzini, Luca
    Di Meo, Gennaro
    De Caro, Davide
    Strollo, Antonio G. M.
    2024 19TH CONFERENCE ON PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PRIME 2024, 2024,
  • [34] HEAP: A Heterogeneous Approximate Floating-Point Multiplier for Error Tolerant Applications
    Guesmi, Amira
    Alouani, Ihsen
    Baklouti, Mouna
    Frikha, Tarek
    Abid, Mohamed
    Rivenq, Atika
    PROCEEDINGS OF THE 30TH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING (RSP'19): SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2019, : 36 - 42
  • [35] 24-Bit Significand Multiplier for FPGA Floating-Point Multiplication
    Walters, E. George, III
    2015 49TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, 2015, : 717 - 721
  • [36] Efficient Implementation of IEEE Double Precision Floating-Point Multiplier on FPGA
    Jaiswal, Manish Kumar
    Chandrachoodan, Nitin
    IEEE REGION 10 COLLOQUIUM AND THIRD INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2008, : 334 - 337
  • [37] Floating-Point Multiplier with Concurrent Error Detection Capability by Partial Duplication
    Kito, Nobutaka
    Akimoto, Kazushi
    Takagi, Naofumi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2017, E100D (03) : 531 - 536
  • [38] Runtime Efficiency-Accuracy Tradeoff Using Configurable Floating Point Multiplier
    Peroni, Daniel
    Imani, Mohsen
    Rosing, Tajana Simuni
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (02) : 346 - 358
  • [39] Accurate Floating-point Operation using Controlled Floating-point Precision
    Zaki, Ahmad M.
    Bahaa-Eldin, Ayman M.
    El-Shafey, Mohamed H.
    Aly, Gamal M.
    2011 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING (PACRIM), 2011, : 696 - 701
  • [40] ADDER ERRORS VERSUS MULTIPLIER ERRORS IN FLOATING-POINT DIGITAL-FILTERS
    MARTINELLI, G
    ORLANDI, G
    SALERNO, M
    PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1976, 123 (03): : 207 - 211