Optimally Approximated and Unbiased Floating-Point Multiplier with Runtime Configurability

被引:0
|
作者
Chen, Chuangtao [2 ]
Yang, Sen [1 ]
Qian, Weikang [4 ]
Imani, Mohsen [5 ]
Yin, Xunzhao [1 ]
Zhuo, Cheng [1 ,3 ]
机构
[1] Zhejiang Univ, Coll Informat Sci & Elect Engn, Hangzhou, Peoples R China
[2] Zhejiang Univ, Coll Elect Engn, Hangzhou, Peoples R China
[3] Fudan Univ, Sch Microelect, ASIC & Syst Key Lab, Shanghai, Peoples R China
[4] Shanghai Jiao Tong Univ, Univ Michigan Shanghai Jiao Tong Univ Joint Inst, Shanghai, Peoples R China
[5] Univ Calif Irvine, Dept Comp Sci & Engn, Irvine, CA USA
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Approximate computing is a promising alternative to improve energy efficiency for IoT devices on the edge. This work proposes an optimally approximated and unbiased floating-point approximate multiplier with runtime configurability. We provide a theoretically sound formulation that turns multiplication approximation to an optimization problem. With the formulation and findings, a multilevel architecture is proposed to easily incorporate runtime configurability and module execution parallelism. Finally, an optimization scheme is applied to improve the area, making it linearly dependent on the precision, instead of quadratically or exponentially as in prior work. In addition to the optimal approximation and configurability, the proposed design has an efficient circuit implementation that uses inversion, shift and addition instead of complex arithmetic operations. When compared to the prior state-of-the-art approximate floating-point multiplier, ApproxLP [30], the proposed design outperforms in all aspects including accuracy, area, and delay. By replacing the regular full-precision multiplier in GPU, the proposed design can improve the energy efficiency for various edge computing tasks. Even with Level 1 approximation, the proposed design improves energy efficiency up to 122x for machine learning on C1FAR-10, with almost negligible accuracy loss.
引用
收藏
页数:9
相关论文
共 50 条
  • [11] RAIVE: Runtime Assessment of Floating-Point Instability by Vectorization
    Lee, Wen-Chuan
    Bao, Tao
    Zheng, Yunhui
    Zhang, Xiangyu
    Vora, Keval
    Gupta, Rajiv
    ACM SIGPLAN NOTICES, 2015, 50 (10) : 623 - 638
  • [12] An IEEE 754 Double-Precision Floating-Point Multiplier for Denormalized and Normalized Floating-Point Numbers
    Thompson, Ross
    Stine, James E.
    PROCEEDINGS OF THE ASAP2015 2015 IEEE 26TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2015, : 62 - 63
  • [13] A floating-point multiplier based on angle representation method
    Gan, Bo
    Wang, Kang
    Wang, Guangsen
    Zheng, Huiji
    Chen, Guoyong
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2024, 52 (12) : 6479 - 6487
  • [14] Approximate Floating-Point Multiplier based on Static Segmentation
    Di Meo, Gennaro
    Saggese, Gerardo
    Strollo, Antonio G. M.
    De Caro, Davide
    Petra, Nicola
    ELECTRONICS, 2022, 11 (19)
  • [15] Designing a GaAs-based floating-point multiplier
    Espenschied, J
    Lee, E
    Goel, A
    COMPUTERS AND THEIR APPLICATIONS, 2001, : 140 - 143
  • [16] Formal verification of the Pentium®4 floating-point multiplier
    Kaivola, R
    Narasimhan, N
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 20 - 27
  • [17] An efficient floating-point multiplier for digital signal processors
    Liu, Zonglin
    Ma, Sheng
    Guo, Yang
    IEICE ELECTRONICS EXPRESS, 2014, 11 (06):
  • [18] An Efficient Runtime Adaptable Floating-Point Gaussian Filtering Core
    Cuong Pham-Quoc
    Tran Ngoc Thinh
    2017 4TH NAFOSTED CONFERENCE ON INFORMATION AND COMPUTER SCIENCE (NICS), 2017, : 183 - 188
  • [19] A Tool for Unbiased Comparison between Logarithmic and Floating-point Arithmetic
    Jérémie Detrey
    Florent de Dinechin
    The Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 2007, 49 : 161 - 175
  • [20] RMAC: Runtime Configurable Floating Point Multiplier for Approximate Computing
    Imani, Mohsen
    Garcia, Ricardo
    Gupta, Saransh
    Rosing, Tajana
    PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED '18), 2018, : 67 - 72