Runtime Efficiency-Accuracy Tradeoff Using Configurable Floating Point Multiplier

被引:11
|
作者
Peroni, Daniel [1 ]
Imani, Mohsen [1 ]
Rosing, Tajana Simuni [1 ]
机构
[1] Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA
关键词
Approximate computing; energy efficiency; floating point unit (FPU); GPU;
D O I
10.1109/TCAD.2018.2885317
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Many applications, such as machine learning and sensor data analysis, are statistical in nature and can tolerate some level of inaccuracy in their computation. Approximate computing is a viable method to save energy and increase performance by controllably trading off energy for accuracy. In this paper, we propose a tiered approximate floating point multiplier, called CFPU, which significantly reduces energy consumption and improves the performance of multiplication at a slight cost in accuracy. The floating point multiplication is approximated by replacing the costly mantissa multiplication step of the operation with lower energy alternatives. We process the data by using one of the three modes: a basic approximate mode, an intermediate approximate mode, or on the exact hardware, depending on the accuracy requirements. We evaluate the efficiency of the proposed CFPU on a wide range of applications including twelve general OpenCL ones and three machine learning applications. Our results show that using the first CFPU approximation mode results in 3.5x energy-delay product (EDP) improvement, compared to a GPU using traditional floating point units (FPUs), while ensuring less than 10% average relative error. Adding the second mode further increases the EDP improvement to 4.1x, compared to an unmodified FPU, for less than 10% error. In addition, our results show that the proposed CFPU can achieve 2.8x EDP improvement for multiply operations as compared to state-of-the-art approximate multipliers.
引用
收藏
页码:346 / 358
页数:13
相关论文
共 50 条
  • [1] RMAC: Runtime Configurable Floating Point Multiplier for Approximate Computing
    Imani, Mohsen
    Garcia, Ricardo
    Gupta, Saransh
    Rosing, Tajana
    PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED '18), 2018, : 67 - 72
  • [2] A Low-Power Accuracy-Configurable Floating Point Multiplier
    Zhang, Hang
    Zhang, Wei
    Lach, John
    2014 32ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2014, : 48 - 54
  • [3] ILAFD: Accuracy-Configurable Floating-Point Divider Using an Approximate Reciprocal and an Iterative Logarithmic Multiplier
    Oelund, James
    Kim, Sunwoong
    PROCEEDINGS OF THE GREAT LAKES SYMPOSIUM ON VLSI 2023, GLSVLSI 2023, 2023, : 639 - 644
  • [4] An Efficiency-Accuracy Tradeoff for IDSs in VANETs with Markov-based Reputation Scheme
    Liang, Junwei
    Ma, Maode
    IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS (ICC 2021), 2021,
  • [5] CFPU: Configurable Floating Point Multiplier for Energy-Efficient Computing
    Imani, Mohsen
    Peroni, Daniel
    Rosing, Tajana
    PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [6] CFPM: Run-time Configurable Floating-Point Multiplier
    Saggese, Gerardo
    Napoli, Ettore
    Strollo, Antonio Giuseppe Maria
    2023 18TH CONFERENCE ON PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, PRIME, 2023, : 173 - 176
  • [7] Optimally Approximated and Unbiased Floating-Point Multiplier with Runtime Configurability
    Chen, Chuangtao
    Yang, Sen
    Qian, Weikang
    Imani, Mohsen
    Yin, Xunzhao
    Zhuo, Cheng
    2020 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED-DESIGN (ICCAD), 2020,
  • [8] FPCAM: Floating Point Configurable Approximate Multiplier for Error Resilient Applications
    Jha, Chandan Kumar
    Walia, Sumit
    Kanojia, Gagan
    Mekie, Joycee
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [9] Efficient Approximate Floating-Point Multiplier With Runtime Reconfigurable Frequency and Precision
    Li, Zhenhao
    Lu, Zhaojun
    Jia, Wei
    Yu, Runze
    Zhang, Haichun
    Zhou, Gefei
    Liu, Zhenglin
    Qu, Gang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (07) : 3533 - 3537
  • [10] VECBEE: A Versatile Efficiency-Accuracy Configurable Batch Error Estimation Method for Greedy Approximate Logic Synthesis
    Su, Sanbao
    Meng, Chang
    Yang, Fan
    Shen, Xiaolong
    Ni, Leibin
    Wu, Wei
    Wu, Zhihang
    Zhao, Junfeng
    Qian, Weikang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (11) : 5085 - 5099