共 50 条
- [31] VLSI Implementation of Double-Precision Floating-Point Multiplier Using Karatsuba Technique Circuits, Systems, and Signal Processing, 2013, 32 : 15 - 27
- [33] Single-Precision Floating Point Matrix Multiplier Using Low-Power Arithmetic Circuits ADVANCES IN POWER SYSTEMS AND ENERGY MANAGEMENT, 2018, 436
- [34] An Area-Efficient 32-bit Floating Point Multiplier using Hybrid GPPs Addition 2017 INTERNATIONAL CONFERENCE ON MICROELECTRONIC DEVICES, CIRCUITS AND SYSTEMS (ICMDCS), 2017,
- [37] Design of Pipelined Parity Preserving Double Precision Reversible Floating Point Multiplier Using 90 nm Technology 2020 6TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING AND COMMUNICATION SYSTEMS (ICACCS), 2020, : 739 - 744
- [38] A scaleable FIR filter using 32-bit floating-point complex arithmetic on a configurable computing machine IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1998, : 333 - 334
- [39] An efficient floating point multiplier design for high speed applications using Karatsuba algorithm and Urdhva-Tiryagbhyam algorithm 2015 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION (ICSC), 2015, : 303 - 308
- [40] FPGA Implementation of 32 Bit Complex Floating Point Multiplier Using Vedic Real Multipliers with Minimum Path Delay 2018 5TH IEEE UTTAR PRADESH SECTION INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (UPCON), 2018, : 23 - 28