Nanowire quantum effects in trigate SOI mosfets

被引：2
|
作者：
Colinge, Jean-Pierre [1 ]
机构：
[1] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA
来源：
NANOSCALED SEMICONDUCTOR-ON-INSULATOR STRUCTURES AND DEVICES | 2007年
关键词：
silicon-on-insulator; SOI MOSFET; multiple-gate MOSFET;
D O I：
10.1007/978-1-4020-6380-0_9
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper describes low-dimensional nanowire quantum effects that occur in small trigate SOI MOSFETs. 2D numerical simulation is used to calculate the electron concentration profile as a function of gate voltage in devices with different cross sections. The smaller the section, the higher tile threshold voltage. A dynamic increase of threshold voltage with electron concentration is observed. Inter-subband scattering causes oscillations of the transconductance when measured as a function of the gate voltage. These oscillations are visible at low temperature (< 30K) in samples with a 45 x 82nm cross section and at room temperature in devices with a 11 nm x 48nm cross section.
引用
收藏
页码：129 / 142
页数：14
相关论文
共 50 条
  • [41] Short-Channel Performance Improvement by Raised Source/Drain Extensions With Thin Spacers in Trigate Silicon Nanowire MOSFETs
    Saitoh, Masumi
    Nakabayashi, Yukio
    Uchida, Ken
    Numata, Toshinori
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (03) : 273 - 275
  • [42] Methodology to separate channel conductions of two level vertically stacked SOI nanowire MOSFETs
    Paz, Bruna Cardoso
    Casse, Mikael
    Barraud, Sylvain
    Reimbold, Gilles
    Vinet, Maud
    Faynot, Olivier
    Pavanello, Marcelo Antonio
    SOLID-STATE ELECTRONICS, 2018, 149 : 62 - 70
  • [43] Harmonic distortion analysis of triple gate SOI nanowire MOSFETS down to 100 K
    Paz, B. C.
    Doria, R. T.
    Casse, M.
    Barraud, S.
    Reimbold, G.
    Vinet, M.
    Faynot, O.
    Pavanello, M. A.
    MICROELECTRONICS RELIABILITY, 2017, 79 : 111 - 118
  • [44] SOI Tri-Gate Nanowire MOSFETs for Ultra-Low Power LSI
    Saitoh, Masumi
    Ota, Kensuke
    Tanaka, Chika
    Uchida, Ken
    Numata, Toshinori
    IEEE INTERNATIONAL SOI CONFERENCE, 2012,
  • [45] Thermoelectric effects in nanowire-based MOSFETs
    Bosisio, Riccardo
    Fleury, Genevieve
    Gorini, Cosimo
    Pichard, Jean-Louis
    ADVANCES IN PHYSICS-X, 2017, 2 (02): : 344 - 358
  • [46] Back bias impact on effective mobility of p-type nanowire SOI MOSFETs
    Paz, Bruna Cardoso
    Casse, Mikael
    Barraud, Sylvain
    Reimbold, Gilles
    Vinet, Maud
    Faynot, Olivier
    Pavanello, Marcelo Antonio
    2018 33RD SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO), 2018,
  • [47] Semianalytical Modeling of Short-Channel Effects in Lightly Doped Silicon Trigate MOSFETs
    Tsormpatzoglou, Andreas
    Dimitriadis, Charalabos A.
    Clerc, Raphael
    Pananakakis, G.
    Ghibaudo, Gerard
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (10) : 2623 - 2631
  • [48] Unusual Short-Channel Effects in SOI MOSFETs
    Navarro, C.
    Bawedin, M.
    Andrieu, F.
    Sagnes, B.
    Cristoloveanu, S.
    2013 INTERNATIONAL CONFERENCE ON SEMICONDUCTOR TECHNOLOGY FOR ULTRA LARGE SCALE INTEGRATED CIRCUITS AND THIN FILM TRANSISTORS (ULSIC VS. TFT 4), 2013, 54 (01): : 197 - 202
  • [49] Effects of Through-BOX vias on SOI MOSFETs
    Chen, C. L.
    Chen, C. K.
    Wyatt, P. W.
    Gouker, P. M.
    Burns, J. A.
    Knecht, J. M.
    Yost, D. -R.
    Healey, P.
    Keast, C. L.
    2008 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PROGRAM, 2008, : 95 - 96
  • [50] Charge pumping effects in partially depleted SOI MOSFETs
    Okhonin, S
    Nagoga, M
    Fazan, P
    2003 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2003, : 74 - 75
12345